			REPORT DOCU	MENTATION	PAGE			42-31-
	SECURITY CLAS			1b. RESTRICTIVE MARKINGS				
2a. SECURITY	classified CLASSIFICATION	ON AUTHORITY		3. DISTRIBUTION	N/AVAILABILITY OF	FREP	ORT	i
2b. DECLASSI	FICATION / DO	WNGRADING SCHEDU	ILE		d for public			
4. PERFORMII	NG ORGANIZA	TION REPORT NUMBE	-R(S)		oution unlimi			3)
TABLE TOWNS OF THE STANDARD	ECE - 89				The state of the s		5.00	
6a. NAME OF	PERFORMING	ORGANIZATION	6b. OFFICE SYMBOL (if applicable)	7a. NAME OF MONITORING ORGANIZATION				
New Mexic	o State I	University	PARL	U. S. A	U. S. Army Research Office			
6c. ADDRESS	(City, State, an	nd ZIP Code)			ty, State, and ZIP C	Code)		
Las Cruce	es, NM 88	3003			Box 12211 ch Triangle I	Park	, NC 2	7709-2211
ORGANIZA			8b. OFFICE SYMBOL (If applicable)	9. PROCUREMEN	T INSTRUMENT IDE	NTIFIC	CATION NUI	MBER
	City, State, and	rch Office		TA COLIDCE OF I	FUNDING NUMBERS	c		
	ox 12211	1 Zir Code)		PROGRAM	PROJECT	TASK		WORK UNIT
		e Park, NC 27	7709-2211	ELEMENT NO.	NO.	NO.	*	ACCESSION NO.
N 192	lude Security Contour Mode	0.00 No 20 0.000	ce and Assembly	Language				
12. PERSONAL	. AUTHOR(S)	John B. John	ston					
13a. TYPE OF	REPORT	13b. TIME CO FROM	OVERED TO	14. DATE OF REPO	ORT (Year, Month, D	lay)	15. PAGE C	OUNT
	ntary notal	The view,	opinions and/or be construed as	findings co	ntained in t	his of	report the Arm	are those by position,
17.	COSATI	CODES	18. SUBJECT TERMS (C					
FIELD	GROUP	SUB-GROUP	ĺ		55 BI 6			
10 10570457								
The purpose of this report is limited to presenting the tagged record structure of the Contour Model Architecture CMA, the static structure of individual snapshots of a nested module computation as realized in CMA, and the Contour Model Assembly Language CMAL. Pedagogic illustrations of the CMAL-level evolution of a nested module computation are given in a separate report.  The Contour Model CM as it currently exists can account for most of the semantic features of a broad spectrum of nested module computations; CM does not yet contain specific features for input/output, interrupts, or selectively restricted memory access. The architecture CMA and the assembly language CMAL together constitute a detailed operational mechanism which realized CM as it currently exists. CMA is a relatively conventional, fully tagged, stack-oriented architecture whose tagged record structure and assembly language are intended to be implemented in micocode.								
		LITY OF ABSTRACT			CURITY CLASSIFICA	TION		
LJUNCLASS 22a. NAME OF		ED SAME AS RE	PT. DTIC USERS		classified Include Area Code)	T 22c.	OFFICE SYN	AROL
2 12.0	THE STATE OF	MOINIDOAL		220. TELEFTIONE (II	nauge Area Code/		011166 0111	

# THE CONTOUR MODEL ARCHITECTURE AND ASSEMBLY LANGUAGE

JOHN B. JOHNSTON

NMSU-ECE-89-005 June 1989

- ---

## CONTOUR MODEL ARCHITECTURE and ASSEMBLY LANGUAGE

## Table of Contents

1.0. MONO RECORD STRUCTURE  2. NESTED MODULE COMPUTATION STATIC SNAPSHOT STRUCTURE  2. NESTED MODULE COMPUTATION STATIC SNAPSHOT STRUCTURE  2.0. STATIC STRUCTURE OF THE PROGRAM COMPONENT  2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT  2.1. ACCESS SKELETON  2.2. ENVIRONMENTS  2.2. ENVIRONMENTS  2.2. ENVIRONMENTS  2.2. ACCESS ENVIRONMENTS  2.2. STACK ENVIRONMENTS  2.2. STACK ENVIRONMENTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION AND REFERENCE COUNTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION CYCLE  3.1. DATA MOUVEMENT WITHIN THE VIRTUAL PROCESSOR HORKSPACE  3.1. O. OATA MOUVEMENT WITHIN THE STACK  3.1. O. OATA MOUVEMENT WITHIN THE STACK  3.1 O. OATA MOUVEMENT WITHIN THE STACK  3.1 SAPP SAPP TO PROPORT SA	0.	INTRODUCTION		001
1.1. POLY RECORD STRUCTURE  2. NESTED MODULE COMPUTATION STATIC SNAPSHOT STRUCTURE  2.0. STATIC STRUCTURE OF THE PROGRAM COMPONENT  2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT  2.1. ACCESS SKELETON  2.2. ENVIRONMENTS  2.2. ENVIRONMENTS  2.2. ACCESS ENVIRONMENTS  2.2. STACK ENVIRONMENTS  2.2. STACK ENVIRONMENTS  2.3. RECORD RETENTION AND REFERENCE COUNTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION CYCLE  3.1. DATA MOVEMENT HITHIN THE VIRTUAL PROCESSOR MORKSPACE  3.1. OATA MOVEMENT HITHIN THE STACK  2.2. AND DATA MOVEMENT HITHIN THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT HITHIN THE VIRTUAL PROCESSOR MORKSPACE  3.1. OATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK  2.3. RECORD RETENTION CYCLE  3. RECORD RETENTION CYCLE  3. RECORD RETENTION AND REFERENCE COUNTS  3. RECORD RETENTION CYCLE  3. RECORD RETENTION AND REFERENCE COUNTS  3. RECORD RETENTION AND REFERENCE COUNTS  3. RECORD RETENTION AND REFERENCE COUNTS  3. RECORD RETENTION THE STACK  3. RECORD RETENTION COUNTS  3. REC	1.	CONTOUR MODEL ARCHIT	ECTURE TAGGED RECORD STRUCTURE	001
2. NESTED MODULE COMPUTATION STATIC SNAPSHOT STRUCTURE  2.0. STATIC STRUCTURE OF THE PROGRAM COMPONENT  2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT  2.1.0. ACCESS SKELETON  2.1.1. STACK SKELETON  2.2. ENVIRONMENTS  2.2.0. ACCESS ENVIRONMENTS  2.2.1. PROGRAM ENVIRONMENTS  2.2.1. PROGRAM ENVIRONMENTS  2.2.2. STACK ENVIRONMENTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION CYCLE  3.1. DATA MOVEMENT HITHIN THE VIRTUAL PROCESSOR MORKSPACE  3.1.0. DATA MOVEMENT HITHIN THE STACK  800 nop no-operation  807  808  809  809  809  809  809  809	1.0.	MONO RECORD STRUCTUR	Ε	001
2.0. STATIC STRUCTURE OF THE PROGRAM COMPONENT 2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT 2.1.0. ACCESS SKELETON 305 2.1.1. STACK SKELETON 305 2.2. ENVIRONMENTS 305 2.2.1. PROGRAM ENVIRONMENTS 306 2.2.1. PROGRAM ENVIRONMENTS 30. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL 3.0. THE CMA INSTRUCTION CYCLE 3.1. OATA MOVEMENT HITHIN THE VIRTUAL PROCESSOR MORKSPACE 3.1. OATA MOVEMENT HITHIN THE STACK 30 nop no-operation 31.0. OATA MOVEMENT HITHIN THE STACK 30 nop no-operation 31 nop no-operation 31 nop no-operation 32 dup duplicate top record 33 ap swap top two records 34 cab paraute top three records 35 boa paraute top three records 36 pah pub Fub NORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN MORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN MORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN MORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN MORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN RORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN RORKING REGISTERS AND THE STACK 31.1. DATA MOVEMENT BETWEEN STACK 31.1. DATA MOVEMENT BETWEEN STACK 31.1. DATA MOVEMENT BETWEEN STACK 31.2. DATA MOVEMENT BETWEEN STACK 31.3. Save selected registers to stack 31.1. DATA MOVEMENT BETWEEN STACK 31.2. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.3. CONTROL MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.4. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.5. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 31.6. STACK STACK 31.7. STACK STAC	1.1.	POLY RECORD STRUCTUR	E.	002
2.1. STATIC STRUCTURE OF THE EXECUTION COMPONENT  2.1.0. ACCESS SKELETON  2.1.1. STACK SKELETON  2.2. ENVIRONMENTS  2.2.0. ACCESS ENVIRONMENTS  2.2.1. PROGRAM ENVIRONMENTS  2.2.2. STACK ENVIRONMENTS  2.3. RECORD RETENTION AND REFERENCE COUNTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CHAL  3.0. THE CHAI INSTRUCTION CYCLE  3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR MORKSPACE  3.1. DATA MOVEMENT WITHIN THE STACK  3.1. DATA MOVEMENT WITHIN THE STACK  3.1. OATA MOVEMENT BETMEEN MORKING REGISTERS AND THE STACK  3.1. OATA MOVEMENT BETMEEN MORKING REGISTERS AND THE STACK  3.1. OATA MOVEMENT BETMEEN MORKING REGISTERS AND THE STACK  3.1. OATA MOVEMENT BETMEEN MORKING REGISTERS From Stack  3.1. OATA MOVEMENT BETMEEN MORKING REGISTERS FROM THE STACK  3.1 OATA MOVEMENT BETMEEN MORKING REGISTERS FROM THE STACK  3.1 OATA MOVEMENT BETMEEN MORKING REGISTERS FROM THE STACK  3.1 OATA MOVEMENT BETMEEN MORKING REGISTERS FROM THE STACK  3.1 OATA MOVEMENT BETMEEN MORKING REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMENT BETMEEN SPECIAL REGISTERS AND THE STACK  3.1 OATA MOVEMEN	2.	NESTED MODULE COMPUT	ATION STATIC SNAPSHOT STRUCTURE	004
2.1.0. ACCESS SKELETON 085  2.1.1. STACK SKELETON 085  2.2. ENVIRONMENTS 085  2.2.0. ACCESS ENVIRONMENTS 085  2.2.1. PROGRAM ENVIRONMENTS 086  2.2.2. STACK ENVIRONMENTS 086  2.2.3. RECORO RETENTION AND REFERENCE COUNTS 086  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CHAL 086  3.0. THE CHA INSTRUCTION CYCLE 086  3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE 087  3.1.0. DATA MOVEMENT WITHIN THE STACK 087  80 nop no-operation 087  80 nop no-operation 087  80 nop pp top record and discard 087  80 nop pp top record 087  80 nop no-operation 087  80 nop pp top record 087  80 nop no-operation 087  80 nop pp top record 087  80 nop no-operation 087  81 nop pp top top record 087  82 dup duplicate top record 087  83 swp swap top two records 087  84 cab permute top three records 087  85 bca permute top three records 087  86 psh push following monor record onto stack 088  87 no save Rn save Rn to stack 088  88 no restore Rn from stack 088  89 sav Rn save Rn to stack 088  80 sav Rn save Rn to stack 088  80 sav Rn save Rn to stack 088  81 res Rn restore Rn from stack 088  82 xch Rn exchange Rn and top record 087  83 sav save salected registers from stack 088  84 res restore selected registers from stack 088  85 tale sav 188  86 clr Rn clr clear Rn 188  87 clr clear Rn 188  88 restore selected registers 98  88 clr Rn exchange sp and top record 181  89 revert sp 181  80 xch sp exchange sp and top record 181  80 xch sp exchange sp and top record 181  80 xch sp exchange sp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181  80 xch dp exchange dp and top record 181	2.0.	STATIC STRUCTURE OF	THE PROGRAM COMPONENT	004
2.1.1. STACK SKELETON 905 2.2. ENVIRONMENTS 905 2.2.0. ACCESS ENVIRONMENTS 905 2.2.1. PROGRAM ENVIRONMENTS 906 2.2.2. STACK ENVIRONMENTS 906 3. CONTOUR MODEL ASSEMBLY LANGUAGE : CMAL 906 3.0. THE CMA INSTRUCTION CYCLE 906 3.1. DATA MOVEMENT MITHIN THE VIRTUAL PROCESSOR WORKSPACE 907 3.1.0. DATA MOVEMENT WITHIN THE STACK 907 91 pop pop top record and discard 907 92 dup duplicate top record 907 93 sup swap top two records 907 94 cab permute top three records 907 95 bca permute top three records 907 96 psh push following mono record onto stack 906 3.1.1. DATA MOVEMENT BETHEEN HORKING REGISTERS AND THE STACK 906 81 res Rn restore Rn from stack 907 82 xch Rn exchange Rn and top record 907 83 sav save selected registers to stack 907 84 res restore selected registers from stack 907 96 clr Rn clear Rn 907 97 clr Rn Clear Rn 907 98 clr Rn clear Rn 907 98 clr Rn clear Rn 907 98 clr Rn 997 98 clr Rn 997 98 clr Rn 997 98 clear Rn 997 98 clr Rn 997 98 clear Rn 997 98 clea	2.1.	STATIC STRUCTURE OF	THE EXECUTION COMPONENT	005
2.2. ENVIRONMENTS 985  2.2.0. ACCESS ENVIRONMENTS 985  2.2.1. PROGRAM ENVIRONMENTS 986  2.2.2. STACK ENVIRONMENTS 986  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL 986  3.0. THE CMA INSTRUCTION CYCLE 986  3.1. DATA MOVEMENT MITHIN THE VIRTUAL PROCESSOR WORKSPACE 987  3.1.0. DATA MOVEMENT MITHIN THE STACK 987  88	2.1.0.	ACCESS SKELETON		005
2.2.0. ACCESS ENVIRONMENTS 085 2.2.1. PROGRAM ENVIRONMENTS 086 2.2.2. STACK ENVIRONMENTS 086 2.2.2. STACK ENVIRONMENTS 086 3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL 086 3.0. THE CMA INSTRUCTION CYCLE 086 3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE 087 3.1.0. OATA MOVEMENT WITHIN THE STACK 087 080 nop no-operation 087 091 pop pop top record and discard 087 092 dup duplicate top record 087 093 swp swap top two records 087 094 cab permute top three records 087 095 bca permute top three records 087 096 psh push following monor record onto stack 086 3.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK 086 081 res Rn restore Rn from stack 086 093 sav save selected registers to stack 087 094 cab permute top three records 087 095 bca permute top three records 087 096 psh push following monor record onto stack 086 097 cac cac cac cac cac cac cac cac cac ca	2.1.1.	STACK SKELETON		005
2.2.1. PROGRAM ENVIRONMENTS	2.2.	ENVIRONMENTS		005
2.2.2. STACK ENVIRONMENTS	2.2.0.	ACCESS ENVIRONMENTS		005
2.3. RECORD RETENTION AND REFERENCE COUNTS  3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION CYCLE  3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE  3.1.0. OATA MOVEMENT WITHIN THE STACK  80 nop no-operation 81 pop pop top record and discard 82 dup duplicate top record 83 swp swap top two records 84 cab permute top three records 85 bca permute top three records 86 psh push following monor record onto stack  81.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK 80 sav Rn save Rn to stack 81 res Rn restore Rn from stack 82 xch Rn exchange Rn and top record 83 sav save selected registers to stack 84 res restore selected registers from stack 85 tele sav 86 clr Rn clear Rn 87 clr clear selected registers 88 3.1.2. DATA MOVEMENT BETWEEN SPECIAL REGISTERS AND THE STACK 89 xch sp exchange sp and top record 80 clr Rn clear Rn 80 clr Rn clear Rn 80 clr Rn clear Rn 80 clr Rn clear Selected registers 80 xch sp exchange sp and top record 81 rev sp revert sp 81 revert sp 82 xch dp exchange dp and top record 83 res dp restore dp from stack 84 res prevert sp 85 revert sp 86 cr Rn restore Rn from stack 87 clr sexchange sp and top record 88 revert sp 89 revert sp 80 restore dp from stack 80 restore dp from stack 80 revert sp 80 restore dp from stack 80 resto	2.2.1.	PROGRAM ENVIRONMENTS		006
3. CONTOUR MODEL ASSEMBLY LANGUAGE: CMAL  3.0. THE CMA INSTRUCTION CYCLE  3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE  3.1.0. DATA MOVEMENT WITHIN THE STACK  00 nop no-operation 01 pop pop top record and discard 02 dup duplicate top record 03 swp swap top two records 04 cab permute top three records 05 bca permute top three records 06 psh push following mono record onto stack  3.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK  08 RANGE OF n: 0 <= n <= F  08 sav Rn save Rn to stack 09 xch Rn exchange Rn and top record 09 yave selected registers from stack 09 res restore selected registers from stack 09 clr Rn clear Rn 07 clr clear selected registers 08 xch sp exchange sp and top record 09 ych sp exchange sp and top record 00 ych sp exchange sp and top record 01 rev sp revert sp 02 ych dp exchange dp and top record 03 ych sp exchange sp and top record 04 res sp restore dp from stack 09 ych sp exchange sp and top record 01 rev sp revert sp 02 ych dp exchange dp and top record 03 ych dp exchange dp and top record 04 res tore dp from stack 05 yes dp ych	2.2.2.	STACK ENVIRONMENTS		006
3.8. THE CMA INSTRUCTION CYCLE  3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE  3.1.0. DATA MOVEMENT WITHIN THE STACK  00 nop no-operation 01 pop pop top record and discard 02 dup duplicate top record 03 swp swap top two records 04 cab permute top three records 05 bca permute top three records 06 psh push following mono record onto stack  3.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK 08 RANGE OF n: 0 <= n <= F  09 sav Rn save Rn to stack 01 res Rn restore Rn from stack 02 xch Rn exchange Rn and top record 03 sav save selected registers to stack 04 res restore selected registers from stack 05 tele sav 06 clr Rn clear Rn 07 clr clear selected registers 08 xch sp exchange sp and top record 09 res dp restore dp from stack 00 res dp restore dp from stack 01 res sp revert sp 02 xch dp exchange dp and top record 03 res dp restore dp from stack 04 res sp revert sp 05 crestore dp from stack 05 restore dp from stack 06 clr set sp restore dp from stack	2.3.	RECORD RETENTION AND	REFERENCE COUNTS	006
3.1. DATA MOVEMENT WITHIN THE VIRTUAL PROCESSOR WORKSPACE  3.1.0. DATA MOVEMENT WITHIN THE STACK  00 nop no-operation 01 pop pop top record and discard 02 dup duplicate top record 03 swp swap top two records 04 cab permute top three records 05 bca permute top three records 06 psh push following mono record onto stack 08.  3.1.1. DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK 08.  RANGE OF n: 0 <= n <= F  08 sav Rn save Rn to stack 09 xch Rn exchange Rn and top record 09 sav save selected registers to stack 09 yes restore selected registers from stack 09 tele sav 09 clr Rn clear Rn 09 clr Rn clear Rn 09 clr Clear Selected registers 09 xch Rp exchange Rn and top record 09 xch sp exchange sp and top record 09 xch sp exchange dp and top record 09 xch sp exchange dp and top record 09 yes of prestore dp from stack	3.	CONTOUR MODEL ASSEMB	LY LANGUAGE : CMAL	006
3.1.0.   DATA MOVEMENT WITHIN THE STACK   007	3.0.	THE CMA INSTRUCTION	CYCLE	006
00	3.1.	DATA MOVEMENT WITHIN	THE VIRTUAL PROCESSOR WORKSPACE	007
01         pop         pop top record and discard         807           02         dup         duplicate top record         807           03         swp         swap top two records         807           04         cab         permute top three records         808           05         bca         permute top three records         808           06         psh         push following mono record onto stack         808           3.1.1.         DATA MOVEMENT BETWEEN WORKING REGISTERS AND THE STACK         808           RANGE OF n:         0 <= n <= F	3.1.0.	DATA MOVEMENT WITHIN	THE STACK	007
RANGE OF n:       0 <= n <= F	01 02 03 04 05	pop dup swp cab bca	pop top record and discard duplicate top record swap top two records permute top three records permute top three records	007 007 007 007 007 008 008
80 sav Rn save Rn to stack 80 restore Rn from stack 80 xch Rn exchange Rn and top record 80 sav save selected registers to stack 80 res restore selected registers from stack 80 tele sav 80 clr Rn clear Rn 80 clr Rn clear selected registers 80 clr Rn selected registers 80 xch sp exchange sp and top record 81 rev sp revert sp 82 xch dp exchange dp and top record 85 restore dp from stack 86 87 88 88 89 89 89 89 89 89 89 89 89 89 89	3.1.1.	DATA MOVEMENT BETWEE	EN WORKING REGISTERS AND THE STACK	008
00 xch sp exchange sp and top record 010 01 rev sp revert sp 010 02 xch dp exchange dp and top record 0110 03 res dp restore dp from stack 0110	01 02 03 04 05 06	sav Rn res Rn xch Rn sav res tele sav clr Rn	save Rn to stack restore Rn from stack exchange Rn and top record save selected registers to stack restore selected registers from stack clear Rn	008 008 008 009 009
00xch spexchange sp and top record01601rev sprevert sp01602xch dpexchange dp and top record01603res dprestore dp from stack016	3.1.2.	DATA MOVEMENT BETWEE	Control of the Contro	010
	00 01 02 03	xch sp rev sp xch dp res dp	exchange sp and top record revert sp exchange dp and top record restore dp from stack	016 016 016 016

Table of Co	ontents (continued)		Page 002 of 14 Jun 89	006
3.1.2.	DATA MOVEMENT BETWE	EN SPECIAL REGISTERS AND THE STACK (continued)	14 0011 05	010
05	xch ip	exchange ip and top record		011
96 97	res ip	restore ip from stack		011 011
07	sav ep	save ep to stack		
3.2.	SCALER DATA MANIPUL	ATION INSTRUCTIONS		011
3.2.0.	NULL PRODUCING INST	RUCTIONS		011
3.2.0.0.	DEGREE Ø NULL PRODU	JCING INSTRUCTIONS		011
99	mak null	push null to stack		011
3.2.1.	TAG PRODUCING INSTR	RUCTIONS	er .	012
3.2.1.0.	DEGREE Ø TAG PRODUC	CING INSTRUCTIONS		012
	RANGES:	mmm € <type mono="">; vp ≠ ppp € <type poly=""></type></type>		
00	mak tag mmm	push tag mmm to stack		012
01 02	mak tag vp imm mak tag ppp	push tag vp to stack push tag ppp to stack, immediate size		012 012
02	tmm mak tag ppp	posit tay ppp to stack, timmediate size		
3.2.1.1.	DEGREE 1 TAG PRODUC	CING INSTRUCTIONS		012
	RANGE:	γρ ‡ ppp ε <type poly=""></type>		
00 01	mak tag ppp tak tag	push tag ppp to stack, size on stack top push tag of top record		012 012
02	ind tak tag	push tag of top record, indirect		012
3.2.2.	LOGICAL PRODUCING	INSTRUCTIONS		013
3.2.2.0.	DEGREE Ø LOGICAL PR	RODUCING INSTRUCTIONS		013
00	mak false	push log f		013
01	mak true	pusk log t		013
3.2.2.1.	DEGREE 1 LOGICAL PR	RODUCING INSTRUCTIONS		013
00	not	logical complement top record		013
3.2.2.2.	DEGREE 2 LOGICAL PI	RODUCING INSTRUCTIONS		013
00	xxx	$xxx \in \{and, or, xor, nand, nor,\}$		013
3.2.2.2.0.	DEGREE 2 ARITHMETIC	C RELATIONAL INSTRUCTIONS		013
00	gt	greater than		013
01 02	ge	greater than or equal to less than or equal to		013 013
02 03	le · It	less than		013
04	eq	equal to		013
05	ne	not equal to		013
3.2.2.2.1.	DEGREE 2 GENERAL R	ELATIONAL INSTRUCTIONS		013
00	eq	equal to		013 013
01 02	ne indeq	not equal to equal to, indirect		013
03	ind ne	not equal to, indirect		013
3.2.3.	REGISTER SELECTOR	PRODUCING INSTRUCTIONS		014
3.2.3.0.	DEGREE Ø REGISTER	SELECTOR PRODUCING INSTRUCTIONS		014
00	mask none	select no registers (push msk 0000)		014
01	mask all	select all register (push msk FFFF)		014
	•	•		

Table of Co	ontents (continued)			Page 003 of 14 Jun 89	806
3.2.3.1.	DEGREE 1 REGISTER S	ELECTOR PRODUCING INS	STRUCTIONS	11 0011 00	014
00	not	bit complement mask	on stack top		014
3.2.3.2.	DEGREE 2 REGISTER S	ELECTOR PRODUCING IN	STRUCTIONS		014
00	xxx	xxx ε {and, or, xor	, nand, nor,}		014
3.2.4.	INTEGER PRODUCING I	NSTRUCTIONS			014
3.2.4.0.	DEGREE Ø INTEGER PR	ODUCING INSTRUCTIONS			014
00 01 02 03	mak zero mak one tak stk len tak stk tos	push int 0 push int 1 push stack length push stack tos			014 014 014 014
3.2.4.1.	DEGREE 1 INTEGER PR	ODUCING INSTRUCTIONS			014
00 01 02 03 04 05 06	not neg abs tak len tak ref tak tos tele tak stk len tele tak stk tos	bit complement (1's negative (2's compleabsolute value push len of poly repush ref of poly repush tos of stack tak stk len of other tak stk tos of other	ement) cord cord r yp		014 014 014 014 014 014 014 015
3.2.4.2.	DEGREE 2 INTEGER PR	ODUCING INSTRUCTIONS			015
00 01 02 03 04 05	xxx add sub mpy intdiv quot rem	xxx ɛ {and, or, xor add top two subtract top from n multiply top two divide top into nex intdiv, leaving onl intdiv, leaving onl	ext t, giving quotient & remainder y quotient		015 015 015 015 015 015
3.3.	RECORD ALLOCATION				015
	RANGE:	vp ‡ ppp ε <type po<="" td=""><td>SANCE OF</td><td></td><td>016</td></type>	SANCE OF		016
00 01 02 03 04 05 06	get stk xch stk sav stk alocopy aloc vp imm aloc ppp aloc ppp	allocate copy of po allocate virtual pr allocate record of allocate record of	rds tack record with selected registers ly record		016 016 017 017 017 017 017
3.4.		NTER OPERATIONS: SELE subpointer onto stac	CTION AND INDEX MODIFICATION k")		017
3.4.0.	THE BREAK-SUBPOINTE	ER INSTRUCTION		,	018
00	brk subptr	break subpointer			018
3.4.1.	THE TWO-ARGUMENT SE	ELECTION INSTRUCTIONS POINTER	(select) INDEX		018
00 01 02 03 04 05	sel *, x sel *, * sel *, Rj sel Ri, x sel Ri, * sel Ri, Rj	stack stack stack Ri Ri	immediate stack Rj immediate stack Rj		018 018 018 019 019 019

THE THREE-ARGUMENT POINTER SELECTION AND INDEX MODIFICATION INSTRUCTIONS	Table of Co	ntents (continued)				Page 004 of 006
### ### ### ### ### ### ### ### ### ##	3.4.2.				NINSTRUCTIONS	100 Marie 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		LOCATION OF:	POINTER	INDEX	MODIFIER	
3.4.3.   THE TWO-ARBUMENT SUBPOINTER INDEX MODIFICATION AND SELECTION INSTRUCTIONS (andify-then-select and select-then-modify)	01 02 03 04 05 06 07 08 09	modsel *,Rj,m selmod *,Rj,m modsel *,Rj,* selmod *,Rj,Rk selmod *,Rj,Rk modsel Ri,Rj,m selmod Ri,Rj,m modsel Ri,Rj,* selmod Ri,Rj,* modsel Ri,Rj,* modsel Ri,Rj,*	stack stack stack stack stack Ri Ri Ri Ri Ri	Rj Rj Rj Rj Rj Rj Rj	immediate stack stack Rk Rk immediate immediate stack stack Rk	020 020 020 020 020 021 021 021 021
00		THE TWO-ARGUMENT SU	JBPOINTER INDEX MODI	FICATION AND SELECTION		022
### SELMOND RILL RELATED INSTRUCTIONS ("DV" means display vector)  ### STACK  ### STACK						
LOCATION OF:   SUBPOINTER   MODIFIER	01 02 03 04	selmod Ri,m modsel Ri,* selmod Ri,* modsel Ri,Rj	Ri Ri Ri Ri	immediate stack stack Rj		022 023 023 023
00	3.4.4.	THE TWO-ARGUMENT SU	JBPOINTER INDEX MODI	FICATION INSTRUCTIONS	\$	023
01         modsub *,*         stack         stack         024           02         modsub *,*         stack         Rj         024           03         modsub Ri,*         Ri         immediate         024           04         modsub Ri,*         Ri         stack         024           05         modsub Ri,Rj         Ri         stack         025           3.5.0         DISPLAY VECTOR RELATED INSTRUCTIONS         025         025           00         fet dsp         x         fetch from DV, immediate index         025           01         fet dsp         x         fetch from DV, register index         025           3.5.1.         DISPLAY VECTOR STORE INSTRUCTIONS         026           01         sto dsp         x         store into DV, immediate index         026           02         sto dsp         x         store into DV, stack index         026           02         sto dsp         x         store into DV, stack index		LOCATION OF:	SUBPOINTER	MODIFIER		
3.5.0. DISPLAY VECTOR FETCH INSTRUCTIONS  00	01 02 03 04	modsub *,* modsub *,Rj modsub Ri,m modsub Ri,*	stack stack Ri Ri	stack Rj immediate stack		024 024 024 024
00         fet dsp x         fetch from DV, immediate index         025           01         fet dsp x         fetch from DV, stack index         025           02         fet dsp Ri         fetch from DV, register index         025           3.5.1.         DISPLAY VECTOR STORE INSTRUCTIONS         026           00         sto dsp x         store into DV, immediate index         026           01         sto dsp x         store into DV, stack index         026           02         sto dsp Ri         store into DV, register index         026           3.5.2.         DISPLAY INSTRUCTIONS FOR ACCESSING INTO EXECUTION CONTOURS         026           LOCATION OF:         DV INDEX         E-CON INDEX           00         dsp x,y         immediate         immediate           01         dsp x,y         immediate         027           02         dsp x,Rj         immediate         027           03         dsp x,y         stack         immediate         027           03         dsp x,y         stack         stack         028           05         dsp x,y         stack         stack         028           05         dsp x,Rj         stack         028           05	3.5.	DISPLAY VECTOR RELATED INSTRUCTIONS ("DV" means display vector)				025
01         fet dsp *         fetch from DV, stack index         025           02         fet dsp Ri         fetch from DV, register index         025           3.5.1.         DISPLAY VECTOR STORE INSTRUCTIONS         026           00         sto dsp x         store into DV, immediate index         026           01         sto dsp x         store into DV, stack index         026           02         sto dsp Ri         store into DV, register index         026           3.5.2.         DISPLAY INSTRUCTIONS FOR ACCESSING INTO EXECUTION CONTOURS         026           LOCATION OF:         DV INDEX         E-CON INDEX           00         dsp x,y         immediate         immediate           01         dsp x,y         immediate         027           02         dsp x,Rj         immediate         027           03         dsp x,y         stack         027           03         dsp x,y         stack         027           04         dsp x,y         stack         stack           05         dsp x,y         stack         027           03         dsp x,y         stack         027           04         dsp x,y         stack         028           05 </td <td>3.5.0.</td> <td>DISPLAY VECTOR FETO</td> <td>CH INSTRUCTIONS</td> <td></td> <td></td> <td>025</td>	3.5.0.	DISPLAY VECTOR FETO	CH INSTRUCTIONS			025
00         sto dsp x         store into DV, immediate index         026           01         sto dsp *         store into DV, stack index         026           02         sto dsp Ri         store into DV, register index         026           3.5.2.         DISPLAY INSTRUCTIONS FOR ACCESSING INTO EXECUTION CONTOURS         026           LOCATION OF:         DV INDEX         E-CON INDEX           00         dsp x,y         immediate         immediate           01         dsp x,*         immediate         027           02         dsp x,Rj         immediate         Rj         027           03         dsp *,y         stack         immediate         027           04         dsp *,*         stack         stack         028           05         dsp *,Rj         stack         Rj         028           06         dsp Ri,y         Ri         immediate         028           07         dsp Ri,*         Ri         immediate         028           07         dsp Ri,*         Ri         immediate         028	01	fet dsp *	fetch from DV, sta	ick index		025
01         sto dsp *         store into DV, stack index         026           02         sto dsp Ri         store into DV, register index         026           3.5.2.         DISPLAY INSTRUCTIONS FOR ACCESSING INTO EXECUTION CONTOURS         026           LOCATION OF:         DV INDEX         E-CON INDEX           00         dsp x,y         immediate         immediate           01         dsp x,*         immediate         927           02         dsp x,Rj         immediate         Rj           03         dsp *,y         stack         immediate         927           04         dsp *,*         stack         stack         928           05         dsp *,Rj         stack         Rj         928           06         dsp Ri,y         Ri         immediate         928           07         dsp Ri,*         Ri         immediate         928           07         dsp Ri,*         Ri         immediate         928	3.5.1.	DISPLAY VECTOR STO	RE INSTRUCTIONS			026
LOCATION OF:         DV INDEX         E-CON INDEX           00         dsp x,y         immediate         immediate           01         dsp x,*         immediate         stack         027           02         dsp x,Rj         immediate         Rj         027           03         dsp *,y         stack         immediate         027           04         dsp *,*         stack         stack         028           05         dsp *,Rj         stack         Rj         028           06         dsp Ri,y         Ri         immediate         028           07         dsp Ri,*         Ri         stack         028	01	sto dsp *	store into DV, sta	ick index		026
00         dsp x,y         immediate         immediate         027           01         dsp x,*         immediate         stack         027           02         dsp x,Rj         immediate         Rj         027           03         dsp *,y         stack         immediate         027           04         dsp *,*         stack         stack         028           05         dsp *,Rj         stack         Rj         028           06         dsp Ri,y         Ri         immediate         028           07         dsp Ri,*         Ri         stack         028	3.5.2.	DISPLAY INSTRUCTION	NS FOR ACCESSING INT	O EXECUTION CONTOURS		026
01       dsp x,*       immediate       stack       927         02       dsp x,Rj       immediate       Rj       927         03       dsp *,y       stack       immediate       927         04       dsp *,*       stack       928         05       dsp *,Rj       stack       Rj       928         06       dsp Ri,y       Ri       immediate       928         07       dsp Ri,*       Ri       stack       928		LOCATION OF:	DV INDEX	E-CON INDEX		
	01 02 03 04 05 06	dsp x,* dsp x,R; dsp *,y dsp *,* dsp *,R; dsp Ri,y dsp Ri,*	immediate immediate stack stack stack Ri Ri	stack Rj immediate stack Rj immediate stack		027 027 027 028 028 028 028

Table of Co	ntents (continued)		Page 005 of 14 Jun 89	886
3.6.	LABEL MANIPULATION	INSTRUCTIONS	11 0011 00	029
00	brk i-lab	break i-lab		029
01 02	brk ip-lab brk cp-lab	break ip-lab break cp-lab		029 030
03	mak i-lab	make i-lab		030
04 05	mak ip-lab mak cp-lab	make ip-lab make cp-lab		030 030
3.7.		EN THE VIRTUAL PROCESSOR STACK AND MEMORY		030
00	fet	fetch		031
01	sto	store direct		031
02	stor	store reverse		032
3.8.	CONTROL INSTRUCTION	S		032
3.8.0.	BRANCHES			032
	CONDITION ON L:	L must be a label of some instruction in the		
	CONDITION ON ip:	current instruction record ip must point to some instruction in the current instruction record		
00	b @L	branch unconditionally to L		032
01 02	bt @L bf @L	branch to L if tos rec true; pop tos rec branch to L if tos rec false; pop tos rec		032 032
03	jmp	ump using ip from stack (res ip)		032
04	jsb	jump sub using ip from stack (xch ip)		033
3.8.1.	LEAPS			033
00 01	leap tele leap	leap using i-lab from stack; pop i-lab cause other vp to leap		033 033
3.8.2.	TELE DISPLAY VECTOR	INSTRUCTIONS		034
3.8.2.0.	TELE DISPLAY VECTOR	R FETCH INSTRUCTIONS		034
	RANGE OF i:	0 <= i <= F		
00		cause other vp to fet dsp x		034
01	tele fet dsp *	cause other vp to fet dsp *		034
92	tele fet dsp Ri	cause other vp to fet dsp Ri		035
3.8.2.1.	TELE DISPLAY VECTOR	R STORE INSTRUCTIONS		035
	RANGE OF i:	0 <= i <= F		
00	tele sto dsp x	cause other vp to sto dsp x		035
01 02	tele sto dsp * tele sto dsp Ri	cause other vp to sto dsp * cause other vp to sto dsp Ri		035 035
	SUPERSONNERS SUPERSON ASSESSED ASSESSED	\$100000000000 \$100000000 \$100 \$100 \$100		
3.8.3.	MODULE ENTRY INSTRU	JCT I ONS		036
3.8.3.0.	MODULE ENTRY STACK	INSTRUCTIONS		036
00 01	sav tele sav	save selected registers cause other vp to save selected registers		036 036
02	xch lab	exchange labels		036
03	tele xch lab	cause other vp to xch lab	c	036 036
04 05	sav stk xch stk	save duplicate of stack record with mask and selected register xchange stack records	J	036
	THE EVECUTION CONT	DUR ADJUNCTION INSTRUCTION		036
3.8.3.1.		adjoin-and-link new e-con		037
שש	adjoin	aujoth-ano-tthix new e-con		551

039

039

040

040

040

040

040

retain val, c-rvrt stk, extract ep

retain val, revert stk, restore lab

retain val, c-rvrt stk, restore lab

retain val, restore lab, restore reg

retain val, discard lab, restore reg

retain val, revert stk, restore lab, restore reg

retain val, c-rvrt stk, restore lsb, restore reg

19

20

21

22

23

24

25

rycsee

rvrsrl

rvcsrl

rvrlrr

rvdlrr

rvrsrlrr

rvcsrlrr

#### 0. INTRODUCTION

The purpose of this report is limited to presenting the tagged record structure of the Contour Model Architecture CMA, the static structure of individual snapshots of a nested module computation as realized in CMA, and the Contour Model Assembly Language CMAL. Pedagogic illustrations of the CMAL-level evolution of a nested module computation are given in a separate report.

The Contour Model CM as it currently exists can account for most of the semantic features of a broad spectrum of nested module computations; CM does not yet contain specific features for input/output, interrupts, or selectively restricted memory access. The architecture CMA and the assembly language CMAL together constitute a detailed operational mechanism which realizes CM as it currently exists. CMA is a relatively conventional, fully tagged, stack-oriented architecture whose tagged record structure and assembly language are intended to be implemented in microcode. The architectural potency required of CMA to realize CM is contained in: the tagged record structure (sec. 1); the computation snapshot structure, including the record retention feature (sec. 2); and a few special instructions of the assembly language CMAL (sec. 3). CMA incorporates a segmented virtual memory system with provisions for MULTICS-like dynamic linking, but details of this memory system are treated in a separate report; for purposes of this report it suffices to envision memory as simply a large sequence of byte-size memory units, each individually addressable.

A nested module computation is a time-sequence of snapshots. Each snapshot is a data structure having both a program component and an execution component. In this report, the program component is treated as being time invariant throughout a computation; the course of execution of the program is recorded in the execution component. A data structure is composed of poly records and their mono record subrecords.

## 1. The Contour Model Architecture Tagged Record Stucture

There are two classes of records in CMA: mono records, which are elementary data items, and poly records, which are aggregate data items. Only poly records can be allocated; mono records can exist only as subrecords of poly records. Each record is a byte sequence which is the concatenation of two bit sequences: a tag and a value. The syntactic structure and byte length of a record are determined by the tag of the record and remain invariant during the lifetime of the record.

#### 1.0. Mono Record Structure

A mono record is the concatenation of a tag and a value. The tag of a mono record consists simply of a fixed but unspecified bit pattern called the type field of the tag. The value of a mono record is a bit pattern which has a meaning only when interpreted relative to the tag of the mono record. Each mono record has associated with it a finite set of bit patterns which can serve as values of mono records having that type. The types, values, and syntactic structures of mono records are specified by the syntax for mono records displayed in Table 1.

The null mono record has a vacuous - that is, zero bit length - value, and a tag type field which is a byte consisting of eight 0 bits; null is the only mono record whose tag bit pattern is specified. There are only two distinct logical values: f (false) and t (true). The value of a tag mono record may be the tag of any mono record or the tag of any poly record; since tags of mono and poly records may be of various different lengths, the value of a tag record determines it's own length and hence that of the tag record. A mask mono record serves as a register selector for saving and restoring selected virtual processor registers to and from the virtual processor stack; the 16 mask value bits <msk.0>, ... , <msk.F> are in one-to-one correspondence with the 16 virtual processor registers RO, ... , RF, and serve to identify the registers whose contents are to be saved or restored. The integer values are bit patterns of some fixed but unspecified bit length which represent integers according to the 2's complement interpretation. The value of a pointer mono record is interpreted in such a manner that the pointer mono record in effect points to the tag of some poly record; the syntactic structure and interpretation of a pointer value are given in a separate report. The value of a subpointer mono record is the concatenation of a pointer value and an integer value which serves as a subrecord index; hardware use of such a subpointer value to access an indexed subrecord requires microcode interpretation of the tag of the poly record pointed to by the pointer value portion of the subpointer value. In this report we shall indicate pointer values in the symbolic form "@ P", where "P" is an identifier which designates the intended target poly record. A <cp> is a contour-pointer, that is, a pointer whose target poly record is a program contour. An <ip> is an instruction-pointer, that is, either a pointer which points to an instruction record or else a subpointer which points to a code byte subrecord of an instruction record. An <ep> is an environment-pointer, which either is null or else is a pointer whose target poly record is an execution contour; as discussed in sec. 2, an environment-pointer identifies what is known as an execution environment. A contour-label mono record thus designates both a program contour and an execution environment, while an instruction-label mono record designates both a code point within an instruction record and an execution environment. An <iden>, or identifier, is a non-empty sequence of letters and digits, the first of which is a capital letter.

```
mmm & <type mono>
00 <rec mono>
                           ::= <rec mmm>
                                                                                        mmm & <type mono>
01 <rec mmm>
                           ::= <tag mmm> <val mmm>
02 <type mono>
                           ::= <type scaler> | <type struct>
                           ::= null | log | tag | msk | int
03 <type scaler>
                           ::= ptr | subptr | i-lab | ip-lab | cp-lab
04 <type struct>
                                                                                        mmm ε <type mono>
05 <tag mono>
                           ::= <tag mmm>
                                                                                        mmm & <type mono>
06 <tag mmm>
                           ::= mmm
07 <val null>
                           ::= €
                                                                                        (E means vacuous)
                                                                                          (false or true)
08 <val log>
                          ::= f | t
09 <val tag>
                          ::= <tag mono> | <tag poly>
                          ::= <msk.F><msk.E>...<msk.0>
10 <val msk>
11 <msk.i>
                                                                                      0 < i < vp.len = 16
                          ::= 0 1 1
12 <val int>
                          ::= <sign><magnitude>
                          ::= E | + | -
13 ⟨sign⟩
14 <magnitude>
                          ::= <nv seq digit>
                         ::= <digit> | <nv seq digit><digit>
15 <nv seq digit>
16 <digit>
                          ::= 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
17 (val ptr)
                          ::= @ <iden>
18 <val subptr>
                          ::= @ <iden>.<subrec desig>
19 <subrec desig>
                           ::= <val int> | <spec subrec desig> | <iden>
20 (spec subrec desig)
                           ::= len | ref | pid | lab | ip | ep | sp | dp | ap |
                               con I dsp I tos I xref I xlab
21 <iden>
                           ::= <cap let><seq iden char>
22 (seg iden char)
                           ::= ε | <seq iden char><iden char>
23 <iden char>
                           ::= <cap let> | <small let> | <digit>
24 <cap let>
                           ::= A I ... I Z
25 <small let>
                           ::= a | ... | z
                                                                                        instruction label
26 <val i-lab>
                           ::= <ip> <ep>
                                                                              instruction procedure label
27 <val ip-lab>
                           ::= <pip> <ep>
                                                                                  contour procedure label
28 <val cp-lab>
                           ::= <cp> <ep>
29 <ip>
                           ::= <rec subptr>
                                                                                      instruction pointer
                                                                            instruction procedure pointer
30 <pip>
                           ::= <rec ptr>
31 <cp>
                           ::= <rec ptr>
                                                                                contour procedure pointer
                                                                                      environment pointer
32 <ep>
                           ::= <rec ptr> | null
```

Table 1: A Syntax for CMA Mono Records

#### 1.1. Poly Record Structure

A poly record is the concatenation of a tag and a value. The tag of a poly record consists of a fixed but unspecified bit pattern called the type field of the tag, zero or more special bits whose use depends on the type of poly record, and an embedded integer mono record called the length field which is program accessible as a read-only special subrecord. The value of a poly record consists of: an integer mono record called the reference count field which is program accessible as a read-only special subrecord of the poly record; zero or more additional special subrecords depending on the type of poly record; and zero or more non-special subrecords. The length special subrecord of a poly record equals the number of non-special subrecords of the poly record; this length is set by microcode during allocation of the poly record and remains fixed during the lifetime of the poly record. The reference count special subrecord of a poly record is maintained by microcode to reflect the number of (sub)pointers (in)to the poly record. Each special or non-special subrecord of a poly record begins at a byte position within the poly record which depends solely on the index of the subrecord and the tag of the poly record, and not on the type of the subrecord. Special subrecords of poly records have negative indexes, and are always mono records. Non-special subrecords of a poly record have ordinal (non-negative) indexes; depending on the type of the poly record, either all its non-special subrecords are mono records or else all its non-special subrecords are single bytes. The types and syntactic structures of poly records are specified by the syntax for poly records displayed in Table 2.

A text poly record has two special subrecords: the length field (index -2), and the reference count field (index -1). Each non-special subrecord of a text poly record is an 8-bit byte representing one of the 256 characters.

An instruction poly record has three special subrecords: the length field (index -3), and the reference count field (index -2), and the environment pointer subrecord (index -1). The non-special subrecords of an instruction poly record comprise a byte sequence which constitutes the coded form of a sequence of CMAL instructions.

```
ppp ε <type poly>
00 <rec poly>
                          ::= <rec ppp>
01 <rec ppp> ::= <tag ppp> <refval ppp>
02 <type poly> ::= <type poly byte> ! <type poly mono>
03 <type poly byte> ::= txt | ins
04 <type poly mono> ::= stk | vct | p-con | e-con | vp
05 <tag poly>
                                                                                   ppp ε <type poly>
05 <tag poly>
                          ::= <tag ppp>
                                                                                   ppp ε <type poly>
                   p-con,e-con,γp, ‡ ppp ε <type poly>
                          ::= ppp <ppp.len>
06 <tag ppp>
                                                                                   ppp = p-con,e-con
07 <tag ppp>
08 <ppp.len>
09 <tag vp>
                                                                              γρ ‡ ppp ε <type poly>
                                                                            (implicitly, vp.len = 16)
10 <vp state>
11 <refval ppp>
                                                                                   ppp ε <type poly>
12 <ppp.ref>
                                                                                   ppp ε <type poly>
                                                                                      n = txt.len-1
13 <val txt>
                                                                                     0 < i < txt.len
14 <txt.i>
                                                                                     n = ins.len-1
15 ⟨val ins⟩
                                                                                     0 < i < ins.len
16 <ins.i>
17 <byte>
18 <byte.i>
19 <bit>
                                                                                     n = stk.len-1
20 <val stk>
21 <stk.tos>
22 <stk.sp>
                                                                                           stack ptr
23 (sp>
24 <stk.i>
                                                                                     0 < i < stk.len
25 <val vct>
26 <vct.i>
27 <val p-con>
                                                                                      n = vct.len-1
                                                                                     0 < i < vct.len
                    n = p-con.len-1
28 <p-con.ord>
29 <p-con.tag>
                                                                                          see 1.0.27
30 <p-con.ip>
                                                                                          see 1.0.28
31 <p-con.ep>
32 <p-con.i>
                                                                                   0 < i < p-con.len
                      33 <val e-con>
                                                                                     n = e-con.len-1
                             <e-con.0> <e-con.1> ... <e-con.n>
34 <e-con.dsp>
                                                                                          see 1.1.23
35 <e-con.sp>
36 <e-con.ap>
                                                                                      antecedent ptr
                          ::= <rec ptr>
37 <ap>
38 <e-con.ep>
39 <e-con.i>
40 <val vp>
                                                                                         see 1.0.28
                          ::= <ep>
                                                                                    0 < i < e-con.len
                         ::= <rec mono>
                         ::= <vp.pid> <vp.dp> <vp.sp> <vp.lab>
                     <vp.0> <vp.1> ... <vp.F>
                                                                          processor identity register
41 <vp.pid>
                                                                                         display ptr
42 <vp.dp>
                                                                                          see 1.1.23
43 <vp.sp>
                                                                                       label register
44 <vp.lab>
45 <vp.i>
                                                                                  working register Ri
                         ::= ⟨vp reg Ri⟩
                                                                                  0 < i < vp.len = 16
46 <vp reg Ri>
                          ::= <rec mono>
```

Table 2: A Syntax for CMA Poly Records

A stack poly record has four special subrecords: the length field (index -4), the reference count field (index -3), the top-of-stack subrecord (index -2), and the stack pointer subrecord (index -1). The non-special subrecords of a stack poly record comprise a byte sequence which constitutes the place of residence for the mono records which are pushed into and popped from the stack record. At all times, the top-of-stack integer has a non-negative value which does not exceed the value of the length field. The stack record is empty if and only if the top-of-stack integer equals the length field. When the stack record is non-empty: the top-of-stack integer is the index of the first byte of (the tag of) the effectively "top" mono record in the stack, the first byte of (the tag of) each non-top mono record in the stack immediately follows the last byte of (the value of) the immediately preceding mono record in the stack, and the last byte of (the value of) the stack

record. The top mono record\_contained in a non-empty stack record is popped out by a microcode action which reads out (and then clears) the successive bytes of the top mono record while incrementing the top-of-stack integer, according to the tag of the top mono record. A new top mono record is pushed into a non-full stack record by a microcode action which decrements the top-of-stack integer while writing in the successive bytes of the new mono record in reverse order, according to the tag of the new mono record. A stack record is effectively full relative to an attempt to push in a new mono record if and only if the byte length of the new mono record exceeds the top-of-stack integer.

A vector poly record has two special subrecords: the length field (index -2), and the reference count field (index -1). The byte length of the space reserved within the vector record value for each non-special subrecord equals the byte length of the longest type of mono record, namely an instruction label which incorporates the sub-pointer form of <ip> and the pointer form of <ep>; each actual non-special mono subrecord of the vector record is left-justified in the space reserved for it.

A program-contour poly record has six special subrecords: the length field (index -6), the reference count field (index -5), the ordinal subrecord (index -4), the tag subrecord (index -3), the instruction-pointer subrecord (index -2), and the environment-pointer subrecord (index -1). The non-special subrecords of a program contour are handled in the same manner as for a vector record.

An execution-contour poly record has six special subrecords: the length field (index -6), the reference count field (index -5), the display management subrecord (index -4), the stack-pointer subrecord (index -3), the antecedent-pointer subrecord (index -2), and the environment-pointer subrecord (index -1). The non-special subrecords of a execution contour are handled in the same manner as for a vector record.

A virtual processor poly record has five special subrecords: the reference count field (index -5), the processor-identity register (index -4), the display-pointer register (index -3), the stack-pointer register (index -2), and the instruction-label register (index -1); the usual length field is absent since the CMA design provides 16 non-special subrecords for all virtual processors. The 16 non-special subrecords of a virtual processor are considered to be the 16 working registers R0, R1, ..., RE, RF, and they are handled in the same manner as for a vector record. A short field in the virtual processor tag serves to register under microcode control the dynamic state of the virtual processor. The processor identity register of a virtual processor contains a read-only pointer to the virtual processor itself; this register is set at the time of allocation of the virtual processor, and constitutes identification of the virtual processor.

The roles of the various special subrecords of poly records are further explained in secs. 2 and 3.

#### 2. Nested Module Computation Static Snapshot Structure

A nested module computation is a time sequence of snapshots. Each snapshot is a self-contained data structure which has a natural decomposition into a program component and an execution component. A self-contained data structure is a data structure all of whose contained (sub)pointer mono record subrecords point (in)to poly records belonging to the data structure. The program component of a snapshot is a self-contained data structure; the execution component of a snapshot is generally not a self-contained data structure, since it usually contains (sub)pointers which point (in)to poly records of the program component. In this report, the program component of a computation is to be regarded as time-invariant, that is, the same in all snapshots of the computation. The execution component, however, evolves rapidly through successive snapshots of the computation. Thus a computation may quite properly be regarded as an execution of its program component, with the course of the execution being recorded in the execution component.

## 2.0 Static Structure of the Program Component

The program component is a self-contained data structure consisting of two parts: a program skeleton, and additional constant structure which is pointed to from within the program skeleton. The skeletal structure is of central importance for nested module computations and a specialized form and purpose, while the additional constant structure is specific to individual programs and can be quite arbitrary. Hence we describe in this report only the skeletal structure, leaving descriptions of the additional constant structure to considerations of specific programs.

The program skeleton is a forest structure composed of program contours and instruction records. The environment pointers of the program contours and instruction records constitute the links which realize the forest structuring of the program skeleton: each such environment pointer either is null or is a pointer to some program contour in the program skeleton. A record R in the program skeleton, either e program contour or an instruction record, is the root of some tree within the forest structure if and only if R is an instruction record. All non-null environment pointers in the program skeleton point away from tree leaves and toward tree roots. The instruction pointer of a program contour R in the program skeleton is a (sub)pointer which points (in) to some instruction record in the program skeleton whose environment pointer in turn is non-null and points to R. The following statements are consistent with all the above constraints and are presented to suggest the variety of program skeleton structures which can occur in practice; a program contour is never a tree leaf but may be a tree root; an instruction record is always a tree leaf, and may also be a tree root; an

instruction record need not be pointed (in)to by the instruction pointer of any program contour; and, if an instruction record I is pointed (in)to by the instruction pointer of some program contour R then the environment pointer of I is non-null and points to R.

## 2.1. Static Structure of the Execution Component

The execution environment is a generally non-self-contained data structure consisting of two parts: a dynamically varying execution skeleton, and additional dynamic structure which is is pointed to from within the execution skeleton. The dynamic skeleton is of central importance for nested module computations and has a specialized form and purpose, while the additional dynamic structure is specific to individual computations and can be quite arbitrary. Hence we describe in this report only the skeletal structure, leaving descriptions of additional structure to considerations of specific computations.

The execution skeleton is composed of two interconnected forest structures: the access skeleton and the stack skeleton.

## 2.1.0 The Access Skeleton

The access skeleton is a forest structure composed of execution contours and virtual processors. The environment pointers of the execution contours and the environment pointer portions of the instruction labels of the virtual processors constitute the links which realize the forest structuring of the access skeleton: each such environment pointer either null or is a pointer to some execution contour in the access skeleton. A record R of the access skeleton, either an execution contour or a virtual processor, is the root of some tree within the forest structure if and only if the environment pointer of R is null. Each virtual processor in the access skeleton is necessarily a leaf of some tree within the forest structure. All non-null environment pointers in the access skeleton point away from tree leaves and toward tree roots. An execution contour may be a tree leaf in the access skeleton; both execution contours and virtual processors may be tree roots in the access skeleton.

Within each snapshot, the access skeleton is related to the program skeleton as follows. The antecedent pointer of an execution contour in the access skeleton is a pointer which points to some program contour in the program skeleton. Let IP and EP be the instruction pointer and environment pointer portions of the instruction label of some virtual processor in the access skeleton; IP is necessarily a subpointer which points into some instruction record I of the program skeleton. EP is null if and only if the environment pointer of I is null. If EP is non-null then EP is necessarily a pointer which points to some execution contour EC in the access skeleton, and the antecedent pointer of EC is necessarily a pointer which points to some program contour PC in the program skeleton; the environment pointer of I is necessarily a pointer which points to PC.

#### 2.1.1. The Stack Skeleton

The stack skeleton is a forest structure composed of stack records together with the execution contours and virtual processors comprising the access skeleton. The stack pointers of the stack skeleton records constitute the links which realize the forest structuring of the stack skeleton. A record R in the stack skeleton is the root of some tree within the forest structure if and only if the stack pointer of R is null. A record R in the stack skeleton is a leaf of some tree within the forest structure if and only if R is an execution contour or a virtual processor in the access skeleton. All non-null pointers in the stack skeleton point away from tree leaves and toward tree roots.

A stack record in the stack skeleton which is pointed to by the stack pointer of a virtual processor in the access skeleton is not pointed to by any other pointer in the execution component; the stack record is said to be attached to the virtual processor, and is used by that virtual processor for expression evaluation and for the bookkeeping associated with entries into and exits from program modules.

#### 2.2. Environments

Within a snapshots of a nested module computation, three types of environments are of interest: access environments, program environments, and stack environments. An access environment is an environment within the reduced access skeleton, which is the forest structure comprising just the execution contours of the access skeleton. A program environment is an environment within the reduced program skeleton, which is the forest structure comprising just the program contours of the program skeleton. A stack environment is an environment within the reduced stack skeleton, which is the forest structure comprising just the stack records of the stack skeleton.

In any forest structure F whose links point away from tree leaves and toward tree roots, the concept of environment can be defined as follows. An environment E in F is any possibly empty sequence of elements of F, E =  $\langle E(1), E(2), \ldots, E(n) \rangle$  with  $n \geq 0$ , which satisfies the following conditions: E(n) has a null link, and for  $1 \leq i < n$  the link of E(i) points to E(i+1). The forest structure has exactly one empty environment: the empty sequence obtained by taking n=0. The first element E(1) and the last element E(n) of a non-empty environment

E in F are called the top and bottom elements of E, respectively. Environments within F are considered to be designated by mono records as follows. The mono record null designates the empty environment. If P is a pointer mono record which points to an element R of F, then P designates the environment within F whose top record is R.

#### 2.2.0. Access Environments

Access environment are associated with label mono records and virtual processors as follows. Let L be either an instruction label or a contour label and let EP be the environment pointer of L. If EP is null, then the access environment associated with L is the empty environment. If EP is a pointer which points to an execution contour EC, then the access environment associated with L is the one whose top element is EC. If  $\Pi$  is a virtual processor having instruction label L, then the access environment associated with  $\Pi$  is the access environment associated with L.

## 2.2.1. Program Environments

Program environments are associated with label mono records, virtual processors, and access environments as follows. Let L be a contour label and let CP be the contour pointer of L; the program environment associated with L is the one designated by CP. Let L be an instruction label and let EP be the environment pointer of the instruction record (in) to which the instruction pointer of L necessarily points; the program environment associated by EP. Let  $\Pi$  be a virtual processor having instruction label L; the program environment associated with  $\Pi$  is the one associated with L. Let E be an access environment. If E is empty, then the program environment associated with E is empty. If E is non-null and if E is the antecedent pointer of the top execution contour in E, then the program environment associated with E is the one whose top element is the program contour which is necessarily pointed to be E.

## 2.2.2. Stack Environments

Stack environments are associated with virtual processors as follows. Let  $\Pi$  be a virtual processor and let SP be the stack pointer of  $\Pi$ . If SP is null, then the stack environment associated with  $\Pi$  is empty. If SP is a pointer which points to a stack record SR, then the stack environment associated with  $\Pi$  is the one whose top stack record is SR.

Each virtual processor  $\Pi$  in the stack skeleton effectively has associated with it a single conceptual stack CS which can hold arbitrarily many mono records and whose sequence of contained mono records, in top down order, can be modified as follows. Let SE be the stack environment of  $\Pi$ . If SE is empty, then the sequence of mono records in CS is empty. But suppose that SE =  $\langle SR(1), SR(2), ..., SR(n) \rangle$ , with  $n \ge 1$ . The n the sequence of mono records in CS equals the concatenation of the sequence of mono records, in top down order, contained in the successive stack records SR(1), SR(2), ..., SR(n) of SE. While it is convenient to think in terms of the unbounded conceptual stack CS, in practice poly records must be allocated in fixed sizes so that the conceptual stack CS must be implemented as a linked stack of stack records.

## 2.3. Record Retention and Reference Counts

The contour model incorporates the following principle of poly record retention: a poly record R in the execution component of a computation must be retained - that is, not deallocated - if either R is an awake virtual processor or R is pointed to by (pointer portion of) a (sub)pointer which is a subrecord of some poly record other than R which must itself be retained.

The principle of poly record retention is upheld in CMA by the reference count mechanism. Each act of poly record allocation is performed by microcode on behalf of some awake virtual processor; the microcode allocates the poly record, constructs one pointer to the poly record, delivers the pointer to the virtual processor, and sets the reference count of the poly record to 1 to reflect the one pointer. Thereafter, each construction or destruction of a (sub)pointer whose pointer value points to the poly record is accompanied by an incrementation or decrementation of the reference count of the poly record, performed automatically by microcode. A poly record becomes a candidate for deallocation only when its reference count drops to zero. Three observations are in order. First, maintenance of reference counts requires implicit extra memory accesses. Second, not all deallocations allowed by the principle of retention are necessarily triggered by reference counts dropping to zero: garbage collection is generally also required. Third, memory allocation and deallocation mechanisms are beyond the scope of this report.

## The Contour Model Assembly Language CMAL

The Contour Model Architecture CMA is somewhat unconventional in employing full tagging of both poly records and mono records and in automatically supporting the principle of retention. By contrast, CMA provides a rather conventional stack-oriented macro level programming language, the Contour Model Assembly Language CMAL. The purpose of this section is to detail the CMAL instruction repertoire, giving for many instructions before/after picture pairs to show graphically the net effects of instruction executions. While the

possibilities of underflow and overflow of virtual processor stacks must be checked for in the microcode realizations of many instructions, those possibilities are ignored in this report.

Throughout this section, let  $\Pi$  be the virtual processor executing the instruction specified, let I be the instruction record containing the instruction, and let S be the stack record pointed to by the stack pointer  $\Pi$ . sp of  $\Pi$ .

## 3.0. The CMA Instruction Cycle

As is usual, the CMA instruction cycle consists of three successive phases: instruction fetch, instruction pointer increment, and instruction execution. The instruction is fetched to an instruction register IR, which is necessarily part of the processing unit housing the virtual processor  $\Pi$  but is not considered part of  $\Pi$  itself since its content need never be saved with  $\Pi$  for later restoration when  $\Pi$  is removed from the processing unit. The bit lengths of individual machine instructions, although unspecified in this report, are intended to vary with the instruction in a manner partially dependent on the expected frequency of occurrence in normal coding; hence the amount by which the instruction pointer is incremented depends on the instruction being fetched. Except for this minor complication, the first two phases are straightforward; hence descriptions are given below for only the execution phases, the first two phases being assumed already completed.

## 3.1. Data Movement Between the Virtual Processor Stack and Registers

The virtual processor  $\Pi$  has 16 working registers, 5 special registers, and the stack S. The 16 working registers are denoted, in hexadecimal notation:  $R0 = \Pi.0$ ,  $R1 = \Pi.1$ , ..., RE = A.E, and  $RF = \Pi.F$ . The 5 special registers are:  $\Pi.$  lab =  $\Pi.-1$ ,  $\Pi.$  sp =  $\Pi.-2$ ,  $\Pi.$  dp =  $\Pi.-3$ ,  $\Pi.$  pid =  $\Pi.-4$ ,  $\Pi.$  ref =  $\Pi.-5$ . The parts of  $\Pi.$  lab which hold the instruction subpointer and the environment pointer are regarded as pseudo registers, are denoted by  $\Pi.$  ip and  $\Pi.$  ep, are called the instruction pointer register and environment pointer register of  $\Pi$ , and may be accessed by using special instructions. The stack pointer  $\Pi.$  sp points to the stack S, the processor identity pointer  $\Pi.$  pid points to  $\Pi$  itself, the instruction pointer  $\Pi.$  ip points into the instruction record I immediately beyond the instruction just fetched, and the environment pointer II. ep designates the current access environment of II. The display pointer II. de either is null or is a pointer pointing to a vector poly record II. OV called the display vector of II. when present, the display vector II. OV contains (sub)pointers pointing (in) to the execution contours in the access environment of II. which II. can utilize through special display instructions to gain access to the subrecords of those execution contours. All movements of mono records within the space composed of the 16 working registers, the 5 special registers, and the stack II. either take place within II. itself or take place between II. and some set of registers; these cases are treated separately below.

## 3.1.0. Data Movement Within the Virtual Processor Stack

Execution of these instructions affects only mono records near the top of S.

00 nop Execution of th	is instruction has a vacuous effect.		no-operation
01 pop			
	a b	Ь	
Execution of th	BEFORE is instruction pops the top record from S.	AFTER	9
02 dup			duplicate
	a	a	
Execution of th	BEFORE his instruction duplicates the top record of S.	AFTER	

03 ѕмр	зиа
	-
b a	1
BEFORE AFTER Execution of this instruction interchanges the top two records of S.	
04 cab	
a b c a b	
BEFORE  Execution of this instruction permutes the top three records of S so as to bring the third of S.	record to the to
05 bca	
BEFORE  Execution of this instruction permutes the top three records of S so as to place the top rection records.	ord below the nex
06 psh	push constan
psh; R;   psh; R;   R   R   R   R   R   R   R   R   R	n pushes a copy o
R onto S and increments $\Pi$ . ip by an amount equal to the byte length of $R$ .	
3.1.1. Data Movement Between Working Registers and the Stack  The contents of working registers can be saved to the stack S or be restored from the stack or in sets designated by register selectors. When a set of registers selected by a register saved to the stack, the selector M is pushed on top of the selected register contents to controlling the later restoration of saved register contents to the same selected register also made for one virtual processor to cause the saving of a selected set of another vivorking registers.	ster selector M i o be available fo ers. Provision i
00 sav Rn Rn a b	egister Rn, 0 <u>&lt;</u> n<1
BEFORE AFTER Execution of the n-th one of these instructions, $0 \le n < 16$ , pushes onto S a copy of the content	of register Rn.

01 res Rn Rn	restore register Rn, 0≤n<16
b	С
BEFORE Execution of the n-th one of these instructions, $0 \le n < 1$ and pops that top record from S.	AFTER 6, places into reister Rn a copy of the top record of S
02 xch Rn Rn	exchange register Rn, 0≤n<16 Rn
в   	a
BEFORE Execution of the n-th one of these instructions, 0 record of S.	AFTER 16, exchanges the contents of register Rn and the top
	save selected registers Execution of this instruction comprises; first, M is if M.i=1 then save Ri is effected; third, M is pushed
R1 a	R1 a msk 000F
R3 b msk 000A	R3 b b
BEFORE A specific example of the execution of this instructive register selector M expressed as four hexadecimal digital contents.	AFTER ion is illustrated above, with the 16-bit value of the ts.
04 res The top record of S must be a register selector M. popped from S to a microregister; second, for 16>i>0 i than replaced onto S.	restore selected registers Execution of this instruction comprises; first, M is f M.i=1 then res Ri is effected. M is discarded rather
R1 a msk 000A	
	R1 c
R3 b d	R1
R3 b d BEFORE	R3AFTER ion is illustrated above, with the 16-bit value of the
BEFORE A specific example of the execution of this instructive register selector M expressed as four hexadecimal digital value of the save.  The top record of S must be a pointer P pointing to stack record S'; the second record of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the	R3AFTER ion is illustrated above, with the 16-bit value of the
BEFORE  A specific example of the execution of this instruction register selector M expressed as four hexadecimal digital value of the save of the second record of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the second of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the second of S'; the second o	AFTER  ion is illustrated above, with the 16-bit value of the ts.  save selected registers of another virtual processor a virtual processor II' which is asleep and which has a register selector M. Execution of this instruction ster to give II access to II'; second, a copy of II'.sp is ird, M is popped from S to a microregister; fourth, for pister II'. i of II' is pushed onto S'; fifth, M is pushed  II'    Op
BEFORE  A specific example of the execution of this instruction register selector M expressed as four hexadecimal digital to the save of the top record of S must be a pointer P pointing to stack record S'; the second record of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give II access to S'; the second of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give II access to S'; the second of the content of the region of S'. The pointer P is discarded.  II'    Description	AFTER  ion is illustrated above, with the 16-bit value of the ts.  save selected registers of another virtual processor a virtual processor II' which is asleep and which has a register selector M. Execution of this instruction iter to give II access to II'; second, a copy of II'.sp is ird, M is popped from S to a microregister; fourth, for pister II'.i of II' is pushed onto S'; fifth, M is pushed  II'  dp   sp ->   S'
BEFORE  A specific example of the execution of this instruction register selector M expressed as four hexadecimal digital to the save of the second record of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the second of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the second of S must be a comprises: first, P is popped from S to a microregist placed into a microregister to give N access to S'; the second of the content of the region of S'. The pointer P is discarded.	AFTER  ion is illustrated above, with the 16-bit value of the ts.  save selected registers of another virtual processor a virtual processor II' which is asleep and which has a register selector M. Execution of this instruction eter to give II access to II'; second, a copy of II'.sp is ird, M is popped from S to a microregister; fourth, for gister II'. i of II' is pushed onto S'; fifth, M is pushed  II'  dp sp   msk 000A   a b

A specific example of the execution of this instruction is illustrated above, with the 16-bit value of the register selector expressed as four hexadecimal digits.

06 clr Rn

clear register Rn, 0<n<16

Execution of the n-th one of these instructions, 0<n<16, places null into Rn.

07 clr

clear selected registers

The top record of S must be a register selector M. Execution of this instruction comprises; first, M is popped from S to a micro register; second, for 16>i>0 if M.i=1 then null is placed into register Ri. M is discarded.

R1 a msk 000A

3 null

BEFORE

**AFTER** 


A specific example of the execution of this instruction is illustrated above, with the 16-bit value of the register selector M expressed as four hexadecimal digits.


## 3.1.2. Data Movement Between Special Registers and the Stack

The contents of certain special registers and pseodo registers can individually be saved to the stack S or restored from the stack S.

00 xch sp

exchange stack pointer






BEFORE


AFTER

The top record of S must be a pointer P which points to a stack record S' whose reference count is 1. Execution of this instruction: copies the stack pointer Π.sp to the stack pointer subrecord S'.sp, and pops P from S to the stack pointer register Π.sp.

01 rev sp

revert stack pointer






BEFORE


AFTER

The stack pointer subrecord S.sp must be a pointer P which points to a stack record S' whose reference count is 1. Execution of this instruction copies the stack pointer subrecord S.sp to the stack pointer register  $\Pi$ .sp.

02 xch dp

exchange display pointer






BEFORE

AFTER

The top record of S must be a pointer P which points to a vector record DV whose reference count is 1. Execution of this instruction: pops P from S to a microregister, pushes a copy of the content of the display pointer register N.dp onto S, and places the pointer P into the display pointer register N.dp.



BEFORE

The top record of S must be a subpointer P which points to an instruction within the current instruction record I. Execution of this instruction pops the subpointer P from S to the instruction pointer register II.ip.

## 3.2. Scaler Data Manipulation Instructions

We describe in this section some of the instructions which produce a single output scaler mono record from zero or more input mono records, both the input and output mono records being located at the top of the stack S. In executing one of these instructions on behalf of  $\Pi$ , the microcoded processing unit takes the following steps: first, an instruction-dependent number (the <u>degree</u> of the instruction) of input mono records are popped from S and placed into microregisters; second, a single output scaler mono record is produced from the input records and placed into a microregister; third, the output record is pushed onto the stack S. Normal execution of one of these instructions results in an output record having a tag specific to the instruction, and may require conditions on at least the tags if not the values of the input records as well. For simplicity in this report, we shall asume that all abnormal executions of these instructions result in the production of null as the output record. In the following subsections we specify the normal execution of each instruction by giving the normal tag for the output record, the degree of the instruction, any conditions required of input records, and a recipe for construction of the value, val U, of the output record U from the input records T (the top of stack record) and N (the next to top of stack record). The normal tag for the output record and the degree of the instruction are generally incorporated into the subsection headings.

## 3.2.0. Null Producing Instructions

int len".

## 3.2.0.0. Degree 0 Null Producing Instructions

00 mak null This instruction is equivalent to the combination "psh; null".	
3.2.1. Tag Producing Instructions	
3.2.1.0. Degree 0 Tag Producing Instructions	
00 mak tag mmm	mmm ε <type mono=""></type>
	1000
	tag mmm
BEFORE Execution of one of these instructions pushes onto S an output record the mono tag "mmm".	AFTER I U whose tag is "tag" and whose value is
01 mak tag vp	
	tag vp new
BEFORE Execution of one of these instructions pushes onto S an output record the poly tag "vp" with the state bits set to "new".	AFTER I U whose tag is "tag" and whose value is
02 imm mak tag ppp	νρ ‡ ppp ε <type poly=""></type>
imm mak tag ppp; int len;	imm mak tag ppp; int len;
Π. ίρ	tag ppp int len
BEFORE This instruction must be followed in I by an integer mono record havi	
of this instruction pushes onto S an output record U whose tag is "t	tag" and whose value is the poly tag "ppp

## 3.2.1.1. Degree 1 Tag Producing Instructions

00 mak tag ppp	νρ ‡ ppp ε <type poly=""></type>
Cod los	tag ppp int len
int len	tag ppp int ten
BEFORE The top record T of S must be an integer mono record having a non-instruction pops T from S and pushes onto S an output record U whose tag "ppp int len".	AFTER negative value "len". Execution of this tag is "tag" and whose value is the poly
01 tak tag	
T T	
mmm yal	tag mmm
BEFORE	AFTER
The top record T of S may be an arbitrary mono record. Execution of onto S an output mono record U whose tag is "tag" and whose value is	this instruction pops T from S and pushes
02 ind tak tag	
(sub)ptr →R	tag rrr R
,	E CONTRACTOR DE
BEFORE The top record T of S must be either a pointer to a poly record R byte subrecord) R of some poly record. In either case, execution of onto S an output record U whose tag is "tag" and whose value is the	this instruction pops T from S and pushes
3.2.2. Logical Producing Instructions	
3.2.2.0. Degree 0 Logical Producing Instructions	
00 mak false This instruction is equivalent to the combination "psh; log f".	
01 mak true This instruction is equivalent to the combination "psh; log t".	8
3.2.2.1. Degree 1 Logical Producing Instructions	
00 not T must be a logical mono record; val U = not (val T).	
3.2.2.2. Degree 2 Logical Producing Instructions	
00 xxx Both N and T must be logical mono records; val U = (val N) xxx (val	xxx ε {and,or,xor,nand,nor,}
3.2.2.2.0. Degree 2 Arithmetic Relational Instructions	nords while the permal output report is a
For each of these instructions both N and T must be integer mono re	corus, milite the normal output record ts a

00 gt

logical mono record.

greater than

If (val N) > (val T) then U = log t; otherwise, U = log f.

01 ge

If (val N) ≥ (val T) then U = log t; otherwise, U = log f.

02 le

If (val N) ≤ (val T) then U = log t; otherwise, U = log f.

03 lt

If (val N) < (val T) then U = log t; otherwise, U = log f.

04 eq

If (val N) = (val T) then U = log t; otherwise, U = log f.

05 ne

If (val N) = (val T) then U = log f; otherwise, U = log f.

## 3.2.2.2.1. Degree 2 General Relational Instructions

equal to N and T may be mono records of any types. If N and T are identical in both tag and value then U =  $\log t$ ; otherwise, U =  $\log f$ .

01 ne N and T may be mono records of any types. If N and T are identical in both tag and value then  $U = \log f$ ; otherwise,  $U = \log t$ .

indirect equal to Either N and T must both be pointer mono records pointing to poly records Q and S or else N and T must both be subpointer mono records pointing either to mono subrecords Q and S or to byte subrecords Q and S of arbitrary poly records. If Q and S are identical - as complete poly records, as mono records, or as single bytes - then U = log t; otherwise, U = log f.

indirect not equal to Either N and T must both be pointer mono records pointing to poly records Q and S or else N and T must both be subpointer mono records pointing either to mono subrecords Q and S or to byte subrecords Q and S of arbitrary poly records. If Q and S are identical - as complete poly records, as mono records, or as single bytes - then U = log f; otherwise, U = log t.

## 3.2.3. Register Selector Producing Instructions

## 3.2.3.0. Degree 0 Register Selector Producing Instructions

00 mask none
This instruction is equivalent to the combination "psh; msk 0000".

01 mask all
This instruction is equivalent to the combination "psh; msk FFFF".

## 3.2.3.1. Degree 1 Register Selector Producing Instructions

00 not T must be a register selector; val U = not (val T) (the 1's complement).

#### 3.2.3.2. Degree 2 Register Selector Producing Instructions

90 xxx N and T must both be register selectors; val U = (val N) xxx (val T) (each bit).

## 3.2.4. Integer Producing Instructions

00 mak zero

## 3.2.4.0. Degree 0 Integer Producing Instructions

make the integer 0

This instruction is equivalent to the combination "psh; int 0".

01 mak one
This instruction is equivalent to the combination "psh; int 1".

make the integer 1

02 tak stk len take length of self stack record

The output record U is a copy of the integer length subrecord of the tag of S.

03 tak stk tos

take top of stack index of self stack record
Execution of this instruction pushes onto S an output record U which is a copy of the top of stack index of S
as it was prior to the push.

## 3.2.4.1 Degree 1 Integer Producing Instructions

00 not
T must be an integer mono record; val U = not (val T) (the 1's complement).

complement

negative

01 neg

T must be an integer mono record; val U = - (val T).

absolute value

T must be an integer mono record; val U = abs (val T).

take length of poly record T must be a pointer mono record pointing to some poly record R. The output record U is a copy of the integer length subrecord of the tag of R unless R is a virtual processor, in which case the output record U is the integer mono record "int 16".

04 tak ref

T must be a pointer mono record pointing to some poly record R. The output record U is a copy of the integer reference count subrecord of R.

05 tak tos

T must be a pointer mono record pointing to some stack record R different from S. The output record U is a copy of the integer top of stack subrecord of R.

06 tele tak stk len take length of tele stack record T must be a pointer mono record pointing to some virtual processor  $\Pi$ ' which is different from  $\Pi$  and has a stack record  $\Pi$ '. The output record  $\Pi$  is a copy of the integer length subrecord of the tag of  $\Pi$ '.

07 tele tak stk tos  $take \ top \ of \ stack \ index \ of \ tele \ stack \ record \\ T \ must \ be \ a \ pointer \ mono \ record \ pointing \ to \ some \ virtual \ processor \ \Pi' \ which \ is \ different \ from \ \Pi \ and \ has \ a \ stack \ record \ S'. The output \ record \ U \ is \ a \ copy \ of \ the \ integer \ top \ of \ stack \ subrecord \ of \ the \ tag \ of \ S'.$ 

## 3.2.4.2. Degree 2 Integer Producing Instructions

For all of these instructions, both N and T must be integer mono records.


00 xxx

The values of N and T are treated as bits strings; val U = (val N) xxx (val T) (each bit).

01 add

val U = (val N) + (val T).

02 sub val U = (val N) - (val T). subtract



This instruction is non-standard in that its normal execution produces two output records rather than just one. The value of T must be non-zero. Execution of this instruction pops both T and N from S to microregisters, pushes onto S a quotient integer mono record Q, and then pushes onto S a remainder integerrrr mono record R. The values of Q and R are uniquely determined by the following two conditions:  $\emptyset \leq (\text{val } R) < (\text{abs } (\text{val } T))$  and val N =  $((\text{val } T) \times (\text{val } Q)) + (\text{val } R)$ .


of quot

The value of T must be non-zero. This instruction is equivalent to the combination "intdiv; pop", and is a standard instruction producing only one output record.

integer division remainder
The value of T must be non-zero. This instruction is equivalent to the combination "intdiv; swp; pop", and is
a standard instruction producing only one output record.

#### 3.3. Record Allocation

Only poly records can be allocated; mono records occur only as subrecords of poly records. Existing poly records can be duplicated and new poly records can be freshly allocated. All poly record allocations produce records in the execution component. New poly records are initialized during allocation according to their types as follows. The state of a newly allocated virtual processor is new. The length of all virtual processors is 16, and hence the tag of a virtual processor does not incorporate a length subrecord. The length of a poly record which is not a virtual processor must be supplied as an operand for the allocate instruction, is incorporated into the tag of the poly record, and does not change during the lifetime of the poly record. Allocation of a poly record produces exactly one pointer to that poly record, and sets the reference count of the poly record to 1 to reflect the existence of this one pointer. Each character of a new text record is set to null. The ep and all code bytes of a new instruction record are set to null. The sp and all value bytes of a new stack record are set to null; the tos subrecord is set equal to the length subrecord to register—the emptiness of the new stack record. All non-special subrecords of a new vector record are set to null. The ord, tag, ip, ep, and all non-special subrecords of a new program contour are set to null. The dsp, sp, ap, ep, and all non-special subrecords of a new execution contour are set to null. The pid subrecord of a new virtual processor is set to be a pointe8.to the new virtual processor; this subrecord of the virtual processor does not change during the lifetime of the virtual processor and is never reflected in the reference count of the virtual processor. The dp, sp, lab, and all 16 working registers of a new virtual processor are set to null. The state of a virtual processor can be awake or asleep only if the label register of the virtual processor contains an instruction label.




BEFORE AFTER

This instruction must be followed in I by an integer mono record N = int  $\pi$  whose value part n is non-negative. The purpose of this instruction is to permit  $\Pi$  to acquire an empty new stack record S' whose length is the program constant n, regardless of whether or not  $\Pi$  already has a stack. Execution of this instruction fetches a copy of N from I using the instruction pointer  $\Pi$ .ip, increments  $\Pi$ .ip by an amount equal to the byte length of N, allocates a new stack record S' whose length subrecord is a copy of N, and places a pointer to S' into

the stack pointer register M.sp.

## 01 xch stk

exchange stack record




BEFORE AFTER

This instruction must be followed in I by an integer mono record N = int n whose value part n is non-negative. The purpose of this instruction is to permit  $\Pi$ , upon entry into a new program module, to exchange to a new empty stack record S' whose length is the program constant n, and which is automatically linke? to the previous stack record S to permit later stack reversion back to S upon module exit. Execution of this instruction fetches a copy of N from I using the instruction pointer  $\Pi$ .ip, increments  $\Pi$ .ip by an amount equal to the byte length of N, allocates a new stack record S' whose length subrecord is a copy of N, places a copy of  $\Pi$ '.sp into the stack pointer subrecord S'.sp of S', and places a pointer to S' into the stack pointer register  $\Pi$ .sp.


#### 02 sav stk

save duplicate of stack record with selected registers



BEFORE AFTER

This instruction must be followed in I by a selector M = msk mmmm; the environment pointer \(\Pi\).ep of \(\Pi\) must be a pointer pointing to some execution contour EC. The purpose of this instruction is to permit \(\Pi\), upon entry into a contour module PC, to preserve via the stack pointer subrecord EC.sp for possible later use by a leap instruction an exact duplicate of S' of its stack record S together with copies of registers specified to be fixed during execution of PC. Execution of this instruction fetches a copy of M from I using the instruction pointer \(\Pi\).ip, increments \(\Pi\).ip by an amount equal to the byte length of M, allocates an exact duplicate S' of S, places a pointer to S' into EC.sp via the environment pointer \(\Pi\).ep, performs relative to S' the register saving actions of sav, and pushes a copy of M onto S'.



BEFORE AFTER

The top record T of S must be a pointer to some poly record Q. Execution of this instruction pops T from S to a microregister, allocates a poly record R which is an exact copy of the record Q with the two exceptions noted below, and pushes onto S a pointer to the duplicate record R. Exceptions: (1) the reference count of R is set to 1; (2) if Q is a virtual processor, then the state of R is set to new, R.pid is set to point to R rather than to Q, and both R.dp and R.sp are set to null.

allocate virtual processor
Execution of this instruction allocates a virtual processor record Π', sets the state of Π' to new, sets the
reference count of Π' to 1, sets Π'.pid to point to Π', sets all other registers of Π' to null, and pushes
onto S a pointer to Π'.

05 imm aloc ppp

immediate allocate poly record, vp + ppp ε <type poly>

ptr

ptr

imm aloc ppp; int n

imm aloc ppp; int n

π.ip

BEFORE

AFTER

This instruction must be follwed in I by an integer mono record N = int n whose value part n is non-negative. Execution of this instruction fetches a copy of N from I using the instruction pointer  $\Pi$ .ip, increments  $\Pi$ .ip by an amount equal to the byte length of N, allocates and properly initializes a new poly record R of type ppp whose length subrecord is a copy of N, and pushes onto S a pointer to the record R.

06 aloc ppp allocate poly record, vp ≠ ppp ε <type poly>

int n

ptr

R

ppp int n ...

BEFORE

The top record T of S must be an integer mono record T = int n whose value part n is non-negative. Execution of this instruction pops T from S to a micro register, allocates and properly initializes a new poly record R of type ppp whose length subrecord is a copy of T, and pushes onto S a pointer to the record R.

07 aloc  $\begin{array}{c|c} & & & & & \\ \hline & & & & \\ \hline & tag ppp & \dots & & \\ \hline \end{array}$ 

BEFORE AFTER

The top record T of S must be a tag record whose value part is a poly record tag P; if P is a virtual processor tag then the state of P is new. Execution of this instruction pops T from S to a micro register, allocates and properly initializes a new poly record R whose tag is a copy of the tag P, and pushes onto S a pointer to the record R.


#### 3.4. Pointer and Subpointer Operations: Selection and Index Modification

The instructions presented in this section capture most of the many address modification mechanisms found in contemporary architectures. Automatic indirection is purposely not incorporated into the memory reference instructions of CMAL; instead, intended access paths must be explicitly coded as CMAL instruction sequences.

The following types of operations involving pointers and subpointers can be performed using the instructions described in this section. A break-subpointer instruction breaks apart a subpointer into its two constituent parts: a pointer and an integer index. Six two-argument select instructions construct a subpointer from a pointer and a register-resident integer index after applying an integer modification to the index, while six three-argument select-then-modify instructions construct a subpointer from a pointer and a register-resident integer index before applying an integer modification to the index. Three two-argument modify-then-select instructions save a copy of a register-resident subpointer to the stack S after applying an integer modification to the index portion of the subpointer, while three two-argument select-then-modify instructions save a copy of a register-resident subpointer, while three two-argument select-then-modify instructions save a copy of the subpointer to the stack S before applying an integer modification to the index portion of the subpointer. Finally, six two-argument modify instructions simply apply an integer modification to the index portion of a subpointer which may be in a register or on the stack S.

AFTER

## 3.4.0. The Break-Subpointer Instruction




BEFORE


The top record T of S must be a subpointer, the two constituent parts of whose value are: the value part @R of a pointer P = ptr @R which points to some poly record R, and the value part x of an integer mono record X = int x; the subpointer T thus points to the x-th subrecord of R. Execution of this instruction pops T from S to a microregister, constructs from T and pushes onto S the pointer mono record P, and then constructs from T and pushes onto S the integer mono record X.

## 3.4.1. The Two-Argument Pointer Selection Instructions

Each of the six select instructions requires two input mono records: first, a pointer  $P = ptr \ \mathbb{Q}R$  to some poly record R; second, an integer index X = int x. The pointer P may be on the stack S or may be in some working register Ri,  $0 \le i < 16$ . The index X may be an immediate operand in the instruction, may be an the stack S, or may be in some working reister Rj,  $0 \le j < 16$ . Inputs which are on the stack S are denoted in the instruction by "\*"; stack inputs are popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value X occurs within the instruction, coded as a short X is complement field. Each select instruction pushes onto the stack X as its single output mono record the subpointer X is an X which points to the X-th subrecord of the poly record X.





**BEFORE** 




## 3.4.2. The Three-Argument Pointer Selection and Index Modification Instructions

Each of the six three-argument modsel (modify-index-then-select-pointer) instructions and each of the six three-argument selmod (select-pointer-then-modify-index) instructions requires three input mono records: first, a pointer P = ptr QR to some poly record R; second, a register-resident integer index X = int X; third, an integer index modifier M = int M. The pointer P may be on the stack S or may be in some working reister Ri,  $Q \le i \le 16$ . The integer index modifier M may be an immediate operand within the instruction, may be on the stack S, or may be in some working register Rk,  $Q \le i \le 16$ . Inputs which are on the stack S are denoted in the instruction by "\*"; stack inputs are popped from the stack prior to formation of the output mono record. If M is an immediate operand then only its value M occurs within the instruction, coded as a short S complement field. Each modsel instruction first forms within the register S; the modified index S in S in which S is single output mono record the subpointer S in which points to the S-th subrecord of the poly record S. Each selmod instruction first pushes onto the stack S as its single output mono record the subpointer S is single output mono record of the poly record S, and then forms within the register S; the modified index S in which S in which S is single output mono record of the poly record S, and then forms within the register S; the modified index S in which S is the notion of the poly record S, and then forms within the register S; the modified index S in which S is S in which S in which S in which S is S in the modified index S in which S is S in which S is S in the modified index S in which S is S in the modified ind










#### 3.4.3. The Two-Argument Subpointer Index Modification and Selection Instructions

Each of the three two-argument modsel (modify-subpointer-index-then-select) instructions and each of the three two-argument selmod (select-then-modify-subpointer-index) instructions requires two input mono records: first, a register-resident subpointer P = subptr R x which points to the x-th subrecord of some poly record R; second, an integer index modifier R = int R. The subpoiner R must be in some working register R, R, R in some workin register R, R in input which is on the stack R is denoted in the instruction by "\*"; a stack input is popped from the stack prior to formation of the output mono record. If R is an immediate operand then only its value R occurs within the instruction, coded as a short R complement field. Chamodsel instruction forms within the register R is the modified subpointer R = subptr R y, in which R = x+m and which points to the y-th subrecord of the poly record R, and then pushes onto the stack R as its single output mono record a copy of the subpointer R = subpointer R = subptr R y, in which R = x+m and which points to the y-th subrecord R subpointer R = subptr R y, in which R = x+m and which points to the y-th subrecord of the poly record R.









## 3.4.4. The Two-Argument Subpointer Index Modification Instructions

Each of the six two-argument modsub (modify-subpointer-index) instructions requires two input mono records: first, a subpointer  $P = \text{subptr } \mathbb{C}R$  x which points to the x-th subrecord of some poly record R; second, an integer index modifier M = int m. The subpoiner P may be on the stack S or may be in some working register Ri,  $0 \le i < 16$ . The integer index modifier M may be an immediate operand within the instruction, may be on the stack S, or may be in some workin register Rj,  $0 \le j < 16$ . An input which is on the stack S is denoted in the instruction by "\*"; stack inputs are popped from the stack prior to formation of the output mono record. If M is an immediate operand then only its value M occurs within the instruction, coded as a short S complement field. Each modsub instruction forms as its single output mono record the subpointer S = subptr S S S S then which S = x+m and which points to the y-th subrecord of the poly record S. If S had been on the stack S then the output record S is pushed onto S. If S had been in some working register S it then the output record S is placed into S S.






## 3.5. Display Related Instructions

In this section we assume that the virtual processor  $\Pi$  has a display vector DV; that is, the display pointer register  $\Pi$ . dp contains a pointer P = ptr  $\Omega$ DV pointing to the vector poly record DV. It is convenient to have specialized instructions both to maintain the display vector and to provide  $\Pi$  direct efficient use of the display vector in realizing access via identifiers. We describe below both: one-argument display instructions for fetching from and storing into the display vector DV, and two-argument display instructions which produce subpointers pointing into execution contours pointed to by subrecords of the display vector DV.


## 3.5.0. Display Vector Fetch Instructions

Each of the three one-argument fet dsp (fetch-from-display-vector) instructions requires one input mono record: an integer index X = int x. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri, 0<i<16. An input which is on the stack S is denoted in the instruction by "\*"; a stack input is popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's complement field. Each fet dsp instruction pushes onto the stack S aits single output mono record a copy Q of the x-th subrecord DV.x of the display vector DV.




#### 3.5.1. Display Vector Store Instructions


Each of the three one-argument sto dsp (store-into-display-vector) instructions requires two input mono records: first, a mono record P which is either null or is a (sub)pointer pointing (in)to some execution contour; second, an integer index X = int x. The mono record P must be on the stack S. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri,  $0 \le i \le 16$ . An input which is on the stack S is denoted in the instruction by "\*"; a stack input is popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's complement field. Each sto dsp instruction stores the input record P into the x-th subrecord DV.x of th display vector DV.




#### 3.5.2. Display Instructions for Accessing Into Execution Contours

Each of the nine-two-argument dsp (access-via-display) instructions requires two input mono records: first, an integer display vector index X = int x; second, an integer execution contour index Y = int y. The integer index X (resp. Y) may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri,  $0 \le i < 16$  (resp. Rj,  $0 \le j < 16$ ). An input which is on the stack S is denoted in the instruction by "\*"; a stack input is popped from the stack prior to the formation of the output mono record. If X (resp. Y) is an immediate operand then only its value X occurs within the instruction, coded as a short X complement field. The X-th subrecord of the display vector X0 must be a pointer X1 error X2 complement field. The X-th subrecord of the display vector X2 must be a pointer X3 from X4 to some execution contour X5. Each dsp instruction fetches the pointer X5 from X5 the subpointer X5 as its single output mono record.







## 3.6. Label Manipulation Instructions

There are in CMA three types of label mono records: the instruction label (i-lab), the instruction procedure label (ip-lab), and the contour procedure label (cp-lab). The value of an instruction label IL is the concatenation of an instruction pointer IP and an environment pointer EP (((ee 1.0.26); IP must be a subpointer of non-negative index which points into some instruction record I having environment pointer subrecord I.ep, while EP must either be null or be a pointer which points to some execution contour EC whose antecedent pointer subrecord EC.ap necessarily points to some program contour PC; if EP is null then I.ep must be null, while if EP is non-null and points to EC then I.ep must be non-null and must point to PC. The value of an instruction procedure label IPL is the concatenation of an instruction pointer IP and an environment pointer EP (see 1.0.27); IP must be a pointer which points to some instruction record I having environment pointer subrecord I.ep, while EP must either be null or be a pointer which points to some execution contour EC whose antecedent pointer subrecord EC.ap necessarily points to some program contour PC; if EP is null then I.ep must be null, while if EP is non-null and points to EC then I.ep must be non-null and must point to PC. The value of a conour procedure label CPL is the concatenation of a contour pointer CP and an environment pointer EP (see 1.0.28); CP must be a pointer which points to some program contour PC, while EP must either be null or be a pointer which points to some execution contour EC; no other conditions need be met by CP and EP. The microcode realizations of those instructions described below which construct label mono records must check that the applicable conditions are met. CMAL contains both instructions which make labels from their


00 brk i-lab	break instruction label
IL i-lab IP EP	IP EP
BEFORE The top record of the stack S must be an instruction label IP and an environment pointer EP. Execution of this instruction of this instruction of the state of the stat	uction comprises: first, IL is popped from S to a
01 brk ip-lab	break instruction procedure label
IPL ip-lab IP EP	IP EP
BEFORE  The top record of the stack S must be an instruction instruction pointer IP and an environment pointer EP. Execupopped from S to a microregister; second; a copy of EP is pu	ution of this instruction comprises: first, IPL is
02 brk cp-lab	break contour procedure label
CPL cp-lab CP EP	CP EP
BEFORE  The top record of the stack S must be an contour procedure L CP and an environment pointer EP. Execution of this instrumicroregister; second; a copy of EP is pushed onto S; third,	uction comprises: first, CPL is popped from S to a
03 mak i-lab	make instruction label
IP EP	IL i-lab IP EP
BEFORE The top record of the stack S must be an instruction points	AFTER er IP which is a subpointer of non-negative index,

The top record of the stack S must be an instruction pointer IP which is a subpointer of non-negative index, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both IP and EP are popped from S to microregisters; second, checks are made to ensure that IP and EP satisfy the conditions described above; third, an instruction label IL whose value consists of copies of IP

and EP is formed and pushed onto S.

04 mak ip-lab

make instruction procedure label



PL ip-lab IP EP


BEFORE

AFTER

The top record of the stack S must be an instruction pointer IP which is a pointer, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both IP and EP are popped from S to microregisters; second, checks are made to ensure that IP and EP satisfy the conditions described above; third, an instruction procedure label IPL whose value consists of copies of IP and EP is formed and pushed onto S.

05 mak cp-lab

make contour procedure label



CPL cp-lab CP EP

BEFORE

AFTER


The top record of the stack S must be a contour pointer CP, while the next-to-top record of S must be an environment pointer EP. Execution of this instruction comprises: first, both CP and EP are popped from S to microregisters; second, checks are made to ensure that CP and EP satisfy the conditions described above; third, a contour procedure label CPL whose value consists of copies of CP and EP is formed and pushed onto S.

# 3.7. Data Movement Between the Virtual Processor and Memory

Only mono records can be moved between the virtual processor N and memory. Each such movement of a mono record R occurs specifically between the stack S of N and some poly record Q. The fet (fetch-to-stack) instruction provides for moving the mono record R from a source in the poly record Q and pushing R onto the stack S. The sto (store-from-stack) and stor (store-reverse-from-stack) instructions provide for popping the mono record R from the stack S and moving R to its destination within the poly record Q. The source or destination for the mono record R within the poly record Q must be designated either by a stack-resident pointer P which points to Q or by a stack-resident subpointer P which points into Q, as described below. The fetch instruction fet requires one stack-resident input mono record: as the top record of S, the (sub)pointer P. The store instruction sto requires two stack-resident input mono records: first, as the top record of S, the (sub)pointer P; second, as the next-to-top record of S, the mono record R. The store-reverse instruction stor requires two stack-resident input mono records: first, as the top record of S, the mono record R; second, as the next-to-top record of S, the the (sub)pointer P. Both the fetch and the store instructions pop their input mono records from the stack S to microregisters prior to completing their activities. When the poly record Q is a text, instruction, or stack record, special actions are required as described below.

00 fet

fetch and transform byte from text or instruction record





Q		
	В	


**BEFORE** 

**AFTER** 

If the top record P of the stack S is a subpointer of non-negative index m which points into a text or instruction record Q then m must be less than the length of Q and P points to some text byte B within the value part of Q. Under these conditions, execution of this instruction comprises: first, P is popped from S to a microregister; second, an integer mono record R = int b, whose value contains a right-justified copy of B and is left-filled with 0 bits, is formed and pushed onto S.

00 fet	fetch mono record from stack record using pointer
Pptr	R
J→Q R	0
BEFORE  If the top record P of the stack S is a pointer which p stack record which is not attached to any virtual pro instruction comprises: first, P is popped from S to a stack record Q is popped from Q and pushed onto S.	ocessor. Under these conditions, execution of this
00 fet	fetch mono record using subpointer
P subptr Q R	R Q R
BEFORE  If the top record P of the stack S is a subpointer of innot the case both that m>0 and that Q is either a text conditions must hold: if m<0 then m is the index of som the length of Q and Q is not a stack record; if Q is a point at either the display pointer register of Q or the the subpointer P points to some subrecord R of Q and a popped from S to a microregister; second, a copy of R is	record or an instruction record, then the following special subrecord of Q; if m>0 then m is less than virtual processor then Q is not awake and P does not stack pointer register of Q. Under these conditions, execution of this instruction comprises: first, P is
P subptr N int b  Q +	ansform and store byte into text or instruction record
BEFORE  If the top record P of the stack S is a subpointer of instruction record Q then the following conditions must the length of Q; P points to some byte C in the value printeger mono record N = int b. Under these conditions, and N are popped from S to microregisters; second, the bycopy of the rightmost eight bits of the value b of N.	hold: Q is in the execution component; m is less than part of Q; and the next-to-top record in S must be an execution of this instruction comprises: first, both N
01 sto	store mono record into stack record using pointer
<b>→</b> a	Q   R
BEFORE  If the top record P of the stack S is a pointer which pomust hold: Q is in the execution component; Q is a	AFTER pints to a poly record Q then the following conditions stack record which is not attached to any virtua

If the top record P of the stack S is a pointer which points to a poly record Q then the following conditions must hold: Q is in the execution component; Q is a stack record which is not attached to any virtual processor; the next-to-top record in S can be an arbitrary mono record R; and Q is sufficiently non-full that it can accept a copy of R. Under these conditions, execution of this instruction comprises: first, both P and R are popped from S to microregisters; second, a copy of R is pushed onto Q.



If the top record P of the stack S is a subpointer of index m which points into a poly record Q, and that it is not the case both that m>0 and that Q is either a text record or an instruction record, then the following conditions must hold: Q is in the execution component; if m<0 then m is the index of some special subrecord of Q which is writeable (that is: not the length subrecord, not the reference subrecord, not the tos subrecord of a stack record, and not the pid subrecord of a virtual processor); if m>0 then m is less than the length of Q and Q is not a stack record; if Q is a virtual processor then Q is not awake; and the next-to-top record in S can be an arbitrary mono record R, except that only an instruction label can be stored into the label reister of a virtual processor. Under these conditions, execution of this instruction comprises: first, P and R are popped from S to microregisters; second, a copy of R is stored into the m-th subrecord of Q.

02 stor
This instruction is equivalent to the combination "swp; sto".

reverse store

# 3.8. Control Instructions

Control instructions are used to realize the following types of control activities: branches from within an instruction record to points within the same instruction record; leap's (goto's) to sites of activity determined by instruction labels; module entry and exit; and virtual processor state modification.

### 3.8.0. Branches

The CMAL representation of the instruction stream portion of an instruction record comprises a sequence of CMAL instructions optionally labelled by identifier-colon pairs. The five instructions defined below provide both for conditional and unconditional branching and for subroutine calling, to points within the current instruction record which are designated either statically by identifier-colon label pairs or dynamically by previously obtained instruction labels.

00 b QL branch unconditionally to the instruction labelled L There must be a unique instruction T within I which is labelled L. Execution of this instruction causes the instruction pointer of  $\Pi$  to be changed unconditionally to point to the target instruction T.

branch if true to the instruction labelled L. There must be a unique instruction T within I which is labelled L, and the top record R of the stack S must be a logical mono record. Execution of this instruction pops R from S to a microregister; if R is log t then the instruction pointer of  $\Pi$  is changed to point to T; if R is log f then the instruction pointer of  $\Pi$  is left pointing to the instruction immediately following the branch.

branch if false to the instruction labelled L. There must be a unique instruction T within I which is labelled L, and the top record R of the stack S must be a logical mono record. Execution of this instruction pops R from S to a microregister; if R is log f then the instruction pointer of  $\Pi$  is changed to point to T; if R is log t then the instruction pointer of  $\Pi$  is left pointing to the instruction immediately following the branch.

03 jmp unconditional jump

This instruction is identical to the "res ip" instruction defined in 3.1.2.06.


Unconditional subroutine call
This instruction is identical to the "xch ip" instruction defined in 3.1.2.05.

## 3.8.1. Leaps

A virtual processor which leaps or is coerced to leap (by tele leap) finds its label register loaded with a new instruction label which may cause continuation of execution activity at a site arbitrarily remote from the site of activity obtained just prior to the leap. Leaps must be used carefully and with elaborate preparations since in general both the stack environment and the access environment of a leaping virtual processor are changed by the leap. Since there is in essence one and only one correct stack management strategy (as explained elsewhere), the leap instructions below incorporate a straightforward stack acquisition tactic in support of that strategy; careful coding is required to provide advance preservation of an appropriate stack record to be duplicated by the stack acquisition tactic. By contrast, display vector usages are highly varied and hence the leap instructions below incorporate no display vector actions; display update must be effected by coding at the site of the leap or tele leap instruction.


#### 00 leap

The top record of the stack S must be an instruction label IL whose value consists of an instruction pointer IP and a non-null environment pointer EP which must satisfy the following conditions. IP is a sub-pointerrrof non-ngative index which points to an instruction within some instruction record I whose environment pointer I.ep is non-null and points to some program contour PC; the instruction pointesubrecord PC.ip points to I. EP points to some execution contour EC whose antecedent pointer EC.ap points to PC. The stack pointer subrecord EC.sp of EC is non-null and points to some stack record R which has as its top record a register selector M; below M in R are mono records which have been saved from registers in accordance with the value of M. Execution of this instruction comprises: first, IL is popped from S to a microregister; second, checks are made to ensure that the above conditions are met; third, a duplicate R' of the stack record R is allocated, the reference count of R' is set to 1, and a pointer to R' is placed into the stack pointer register  $\Pi$ .sp of  $\Pi$ ; fourth, the steps of res are performed; fifth, a copy of IL is placed into the instruction label register  $\Pi$ .lab of  $\Pi$ .



O1 tele leap


Coerce another virtual processor to leap
The top record of the stack S must be an instruction label IL whose value consists of an instruction pointer IP and a non-null environment pointer EP which must satisfy exactly the same conditions as for the leap (see 3.8.1.00). The next-to-top record of the stack S must be a pointer P to a virtual processor  $\Pi$  which is necessarily distinct from  $\Pi$  and whose state is either new or asleep. Execution of this instruction comprises: first, both IL and P are popped from S to a microregisters; second, checks are made to ensure that the above conditions are met; third, a duplicate R' of the stack record R is allocated, the reference count of R' is set to 1, and a pointer to R' is placed into the stack pointer register  $\Pi$ ". sp of  $\Pi$ "; fourth, the steps of res are performed as though by  $\Pi$ ', namely, the saved register contents are popped from R' to the registers of  $\Pi$ ' rather then of  $\Pi$ ; fifth, a copy of IL is placed into the instruction label register  $\Pi$ '. lab of  $\Pi$ '; the state of  $\Pi$ ' is not altered.




## 3.8.2. Tele Display Vector Instructions

## 3.8.2.0. Tele Display Vector Fetch Instructions


Each of the three one-argument tele fet dsp (tele-fetch-from-display-vector) instructions requires two input mono records: first, a pointer P; second, an integer index X = int x. The pointer P must be on the stack S and must point to some virtual processor  $\Pi$ ' whose state is either new or asleep. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri,  $0 \le i \le 10$ . An index which is on the stack S is denoted in the instruction by "\*"; stack inputs are popped from the stack prior to formation of the output mono record. If X is an immediate operand then only its value X occurs within the instruction, coded as a short 2's complement field. Each tele fet dsp instruction pushes onto the stack S of X as its single ouput mono record a copy X of the X subrecord X of the display vector X of X is an immediate operand then only its value X occurs the stack X of X is single ouput mono record a copy X of the X subrecord X of the display vector X of X of X is an immediate operand X is an immediate operand then only its value X occurs within the instruction, coded as a short X is an immediate operand then only its value X occurs within the instruction, coded as a short X is an immediate operand then only its value X occurs within the instruction, coded as a short X is an immediate operand then only its value X occurs within the instruction of the output mono record a copy X of the X of the display vector X of the display vector X of the output mono record X of the display vector X of the display vect






# 3.8.2.1. Tele Display Vector Store Instructions

Each of the three one-argument tele sto dsp (tele-store-into-display-vector) instructions requires three input mono records: first, a pointer P; second, a mono record Q which either is either null or is a (sub)pointer pointing (in)to some execution contour; third, an integer index X = int x. The pointer P must be on the stack S and must point to some virtual processor  $\Pi$ ' whose state is either new or asleep and whose display pointer  $\Pi$ '.dp points to a display vector DV'. The mono record Q must be on the stack S. The integer index X may be an immediate operand in the instruction, may be on the stack S, or may be in some working register Ri,  $0 \le i \le 16$ . An index which is on the stack S is denoted in the instruction by "\*"; stack inputs are popped from the stack. If X is an immediate operand then only its value x occurs within the instruction, coded as a short 2's complement field. Each tele sto dsp instruction stores the input record Q into the x-th subrecord DV'.x of th display vector DV' of the virtual processor  $\Pi$ '.






### 3.8.3. Module Entry Instructions

Module entry requires specialized instructions both for maintaining the stack and for adjoining new execution contours.

#### 3.8.3.0. Module Entry Stack Instructions


Module entry utilizes specialized instructions both to save registers and exchange label just before entry and to save stack and exchange stack just after entry. To enable the virtual processor  $\Pi$  to coerce another virtual processor  $\Pi$  to enter a procedure module, tele versions of the instructions to save registers and exchange labels are provided.



The top record N of the stack S must be an instruction label. By the time of the execution phase of this instruction, the instruction pointer portion of the instruction label X of N has been incremented to point to the instruction in I which immediately follows the exchange label instruction. Execution of this instruction comprises: first, N is popped from S to a microregister; second, X is pushed onto S; third, N is placed into the label register N.lab.

#### 03 tele xch lab

exchange label of another virtual processor



BEFORE

AFTFR

The top record N of the stack S must be an instruction label, while the next-to-top record P of the stack S must be a pointer to another virtual processor  $\Pi'$  whose state is asleep, whose stack pointer points to some stack record S', and whose label register contains some instruction label X. Execution of this instruction comprises: first, N and P are popped from S to a microregisters; second, X is pushed onto the stack record S' of  $\Pi'$ ; third, N is placed into the label register  $\Pi'$ . lab of  $\Pi'$ .

04 sav stk

This instruction is defined in 3.3.02.

save duplicate of stack record

05 xch stk

This instruction is defined in 3.3.01.

, exchange stack


tag

con int n

# 3.8.3.1. The Execution Contour Adjunction Instruction

The execution contour adjoin instruction is a powerful instruction which enables the virtual processor  $\Pi$ , given the cp and ep of a contour label designatin both a declaration program module M and an execution environment E for its activation, to perform the following operations as part of the action of establishing the structure required for an entry to be made into M, either by  $\Pi$  or by another virtual processor  $\Pi$ ' which is being coerced by  $\Pi$  to enter M: allocate an execution contour of appropriate size, attach that execution contour to the execution skeleton so as to effect the environment E, connect the execution contour to the program skeleton, provide an entry instruction label for entry into M, and provide a pointer to the execution contour to enable the transmission of parameters to the execution contour.

allocate and attach execution contour. The top record CP of the stack S must be a pointe to some program contour C, while the next-to-top record EP of the stack S must either be null or be a pointer to some execution contour. Execution of this instruction comprises: first, both CP and EP are popped from the stack S to microregisters; second, an execution contour D is allocated in accordance with the tag subrecord C.tag of C; third, a copy of CP is placed into the antecedent pointer subrecord D.ap of D; fourth, a copy of EP is placed into the environment pointer subrecord D.ep of D; fifth, an entry instruction label whose ep is a pointer to D and whose ip is a copy of the instruction pointer subrecord C.ip of C is pushed onto S; sixth, a pointer to D is pushed onto S.



AFTER

IL i-lab ptr ptr

con int -

For precision and clarification we give below a pseudo-CMAL coding which is equivalent to the actual microcoded realization of adjoin; the registers CPUO and CPU1 are microregisters distinct from the working egisters RO,...RF.

```
res CPU0; sel CPU0,-3; fet; aloc; res CPU1;
sel CPU1,-1; sto;
sav CPU0; sel CPU1,-2; sto;
sav CPU1; sel CPU0,-2; fet; mak i-lab;
sav CPU1;
sel CPU0,-2; fet; mak i-lab;
sav CPU1;
sel CPU0,-2; fet; mak i-lab;
sav CPU1;
```

### 3.8.4. Module Exit Stack Instructions

CMAL provides 26 stack-related instructions for use in conjunction with program module exit. When the virtual processor  $\Pi$  is about to exit a program module M, the conceptual stack CS of  $\Pi$  (see section 2.2) satisfies the following conditions. If M has been entered as a task, then M is a procedure statement module and CS is empty; in all other cases, CS contains at or near its top an exit instruction label EL. If M is a statement module then EL is the top record in CS; if M is an expression module then an exit value EV is the top record in CS and EL is the next-to-top record in CS. If M is a normal program module then CS contains just below EL a register selector EV followed by associated saved register contents; if V is a special system module the register selector and saved contents may be absent. If an exit value EV is present, it is in the stack record V which is attached to V and constitutes the top stack record of the stack environment of V. If V is a block module then V is an expression in the next lower stack record V of the stack environment of V. Exit from a block module does not require a stack reversion; exit from a procedure module does require a stack reversion and may even require a reversion to a duplicate of the next-to-top stack record of the stack environment. Display vector update may require extraction of the ep of V for use as a stack parameter to a specialized system procedure for display update.

This instruction is identical to the instruction "rev stk" of 3.1.2.01. Execution of this instruction comprises the following steps. First, a copy SP of the stack pointer subrecord S.sp of the stack record S is placed into a microregister. Second, if SP is null a fault occurs. Suppose that SP is non-null. Third, if SP is not a pointer to a stack record a fault occurs. Suppose that SP is a pointer to a stack record S'. Fourth, if the reference count of S' exceeds 1 a fault occurs. Suppose that the reference count of S' equals 1. Fifth, a copy of SP is placed into the stack pointer register  $\Pi$ .sp of  $\Pi$ .

Conditional duplicate revert stack Execution of this instruction comprises the following steps. First, a copy SP of the stack pointer subrecord S.sp of the stack record S is placed into a microregister. Second, if SP is null a fault occurs. Suppose that SP is non-null. Third, if SP is not a pointer to a stack record a fault occurs. Suppose that SP is a pointer to a stack record S'. Fourth, the reference count of S'.ref is inspected. If S'.ref equals 1 then a copy of SP is placed into the stack pointer register  $\Pi$ .sp of  $\Pi$ , and the execution is complete. If S'.ref exceeds 1 then an exact duplicate S' of S' is allocated, the reference count of S' is set to 1, a pointer to S' is placed into the stack pointer register  $\Pi$ .sp of  $\Pi$ , and the execution is complete.

extract environment pointer Execution of this instruction comprises the following steps. First, if the stack S is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of S is an instruction label and that EP is the environment pointer portion of that label. Second, a copy of EP is pushed onto S.

restore label Execution of this instruction comprises the following steps. First, if the stack S is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of S is an instruction label EL. Second, EL is popped from S and placed into the label register M.lab of M. Caution: this instruction is not to be used for an intended leap.

discard label Execution of this instruction comprises the following steps. First, if the stack S is empty or if its top record is not an instruction label then a fault occurs. Suppose that the top record of S is an instruction label EL. Second, EL is popped from S.

05 rsee

revert stack, extract environment pointer
Execution of this instruction comprises the following steps. First, the steps of "rs" are performed; a fault
may occur. Suppose that no fault occurs. Second, the steps of "ee" are performed.

06 csee conditional duplication revert stack, extract environment pointer Execution of this instruction comprises the following steps. First, the steps of "cs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "ee" are performed.

or rsrl

Execution of this instruction comprises the following steps. First, the steps of "rs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "rl" are performed.

08 csrl

Conditional duplication revert stack, restore label Execution of this instruction comprises the following steps. First, the steps of "cs" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "rl" are performed.

restore label, restore registers Execution of this instruction comprises the following steps. First, the steps of "rl" are performed; a fault may occur. Suppose that no fault occurs. Second, if now the stack S is empty or if its top record is not a register selector then a fault occurs. Suppose that the top record of S is a register selector M. Third, the steps of "res" are performed (see 3.1.1.04).

discard label, restore registers Execution of this instruction comprises the following steps. First, the steps of "dl" are performed; a fault may occur. Suppose that no fault occurs. Second, if now the stack S is empty or if its top record is not a register selector then a fault occurs. Suppose that the top record of S is a register selector M. Third, the steps of "res" are performed (see 3.1.1.04).

11 rsrlrr
Execution of this instruction comprises the following steps. First, the steps of "rsrl" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "res" are performed (see 3.1.1.04).

12 csrlrr conditional duplicate revert stack, restore label, restore registers Execution of this instruction comprises the following steps. First, the steps of "csrl" are performed; a fault may occur. Suppose that no fault occurs. Second, the steps of "res" are performed (see 3.1.1.04).

retain value, revert stack Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rs" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor  $\Pi$ .

retain value, conditional duplicate revert stack Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "cs" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor  $\Pi$ .

retain value, extract environment pointer Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "ee" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto S. Fifth, a "swp" is performed. The actual microcode realization of "rvee" is more effecient than these steps indicate.

retain value, restore label Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto S.

retain value, discard label Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "dl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto S.

retain value, revert stack, extract environment pointer Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rsee" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor  $\Pi$ . Fifth, a "swp" is performed. The actual microcode realization of "rvrsee" is more efficient than these steps indicate.

retain value, conditional duplicate revert stack, extract environment pointer Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "csee" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor Π. Fifth, a "swp" is performed. The actual microcode realization of "rvcsee" is more efficient than these steps indicate,

20 rvrsrl retain value, revert stack, restore label Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rsrl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor  $\Pi$ .

21 rvcsrl retain value, conditional duplicate revert stack, restore label Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "csrl" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor  $\Pi$ .

retain value, restore label, restore registers Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto S.

retain value, restore label, restore registers Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "dlrr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto S.

retain value, revert stack, restore label, restore registers Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "rsrlr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor Π.

25 rvcsrlrr retain value, conditional duplication revert stack, restore label, restore registers Execution of this instruction comprises the following steps. First, if the stack S is empty then a fault occurs. Suppose that the top record of S is a mono record EV. Second, EV is popped from S to a microregister. Third, the steps of "csrlr" are performed; a fault may occur. Suppose that no fault occurs. Fourth, a copy of EV is pushed onto the stack record now attached to the virtual processor Π.

A complete listing of the 26 exit stack instructions is given below.

00	rs		13 r	·vrs	
01	CS		14 r	·vcs	
92	ee		15 r	·Vee	
03	rl	09 r	·lrr 16 r	vrl 22	rvrlrr
04	dl	10 d	Ilrr 17 r		rvdlrr
05	rsee		18 r	vrsee	
06	CSEE		19 r	vcsee	
07	rsrl	11 rs	srlrr 20 r	vrsrl 24	rvrsrlrr
98	csrl	12 c	srlrr 21 r	rvcsrl 25	rvcsrlrr